The Engineering Staff of TEXAS INSTRUMENTS INCORPORATED Semiconductor Group



# Semiconductor Memory Data Book

for

**Design Engineers** 

INTERCHANGEABILITY GUIDE

MOS MEMORIES

TTL MEMORIES

ECL MEMORIES

MICROPROCESSOR SUMMARY

MICROPROCESSOR SUMMARY

JAN MIL-M-38510 INTEGRATED CIRCUITS

IC SOCKETS AND INTERCONNECTION PANELS

9

**GENERAL INFORMATION** 

# TI worldwide sales offices

#### ALABAMA

P.O. Box 2237, 304 Wynn Drive Huntsville, Alabama 35804 205-837-7530

#### ARIZONA

4820 N. Black Canyon Hwy. Suite 202 Phoenix, Arizona 85017 602-248-8028

#### CALIFORNIA

831 S. Douglass St. El Segundo, California 90245 213-973-2571

Balboa Towers Bldg., Suite 805 5252 Balboa Avenue San Diego, California 92117 714-279-2622

1505 East 17th St., Suite 201 Santa Ana, California 92701 714-835-9031

776 Palomar Avenue Sunnyvale, California 94086 408-732-1840

#### COLORADO

9725 E. Hampden St., Suite 301 Denver, Colorado 80231 303-751-1780

#### CONNECTICUT

35 Worth Avenue Hamden, Connecticut 06518 203-281-0074

#### FLORIDA

601 W. Oakland Park Blvd. Fort Lauderdale, Florida 33311 305-566-3294

2221 Lee Road, Suite 108 Winter Park, Florida 32789 305-644-3535

#### GEORGIA

Route 1, Creekwood Pass Dallas, Georgia 30132 404-445-4908

#### ILLINOIS

1701 Lake Avenue, Suite 300 Glenview, Illinois 60025 312-729-5710

#### INDIANA

3705 Rupp Drive Arch Bldg. Fort Wayne, Indiana 46805 219-484-0606

2346 S. Lynhurst Dr., Suite 101 Indianapolis, Indiana 46241 317-248-8555

#### MASSACHUSETTS

504 Totten Pond Road Waltham, Mass. 02154 617-890-7400

#### MICHIGAN

Central Park Plaza 26211 Central Park Blvd., Suite 215 Southfield, Michigan 48076 313-353-0830

#### MINNESOTA

A.I.C. Bldg., Suite 202 7615 Metro Blvd. Edina, Minn. 55435 612-835-2900

#### **NEW JERSEY**

1245 Westfield Ave. Clark, New Jersey 07066 201-574-9800

#### NEW MEXICO

1101 Cardenas Drive, N.E., Room 215 Albuquerque, New Mexico 87110 505-265-8491

#### NEW YORK

144 Metro Pk. Rochester, New York 14623 716-461-1800

6700 Old Collamer Rd. East Syracuse, New York 13057 315-463-9291

P.O. Box 618, 112 Nanticoke Ave. Endicott, New York 13760 607-785-9987

167 Main Street Fishkill, New York 12524 914-896-6793

2 Huntington Quadrangle, Suite 2N04 Huntington Station, New York 11746 516-293-2560

#### NORTH CAROLINA

3631 Westfield High Point, N.C. 27260 919-869-3651

#### ОНІО

28790 Chagrin Blvd., Suite 120 Cleveland, Ohio 44122 216-464-2990

> Hawley Bldg., Suite 101 4140 Linden Avenue Dayton, Ohio 45432 513-253-3121

#### OREGON

10700 S.W. Beaverton Hwy., Suite 111 Beaverton, Oregon 97005 503-643-1182

#### PENNSYLVANIA

275 Commerce Drive Fort Washington, Pa. 19034 215-643-6450

#### TEXAS

Headquarters — Gen. Offices Dallas, Texas 75222 214-238-2011

MS366-P.O. Box 5012 Dallas, Texas 75222 214-238-6805

3939 Ann Arbor Houston, Texas 77042 713-785-6906

#### VIRGINIA

8512 Trabue Road Richmond, Virginia 23235 804-320-3830

#### WASHINGTON

700 112th N.E., Suite 101 Bellevue, Washington 98004 206-455-3480

#### WASHINGTON, D.C.

1500 Wilson Blvd., Suite 1100 Arlington, Virginia 22209 703-525-0336

#### ARGENTINA

Texas Instruments Argentina S.A.I.C.F.

C.C. Box 2296—Correo Central Buenos Aires, Argentina 748-1141

#### ASIA

Texas Instruments Asia Limited

5F Aoyama Tower Bldg. 24-15 Minami Aoyama Chome Minato-ku, Tokyo 107, Japan 402-6171

> 11A-15 Chatham Road First Floor, Kowloon Hong Kong 3-670061

Texas Instruments Singapore (PTE) Ltd. 27 Kallang Place Singapore 1, Rep. of Singapore 258-1122

Texas Instruments Taiwan Limited P.O. Box 3999 Taipei, Chung Ho, Taiwan 921 623

Texas Instruments Malaysia SDN. BHD. Number 1 Lorong Enggang 33 Kuala Lampur 15-07, Malaysia 647 911

#### AUSTRALIA

Texas Instruments Australia Ltd.

Suite 205, 118 Great North Road Five Dock N.S.W. 2046 Australia 831-2555

Box 63, Post Office 171-175 Philip Highway Elizabeth 5112 South Australia 255-2066

#### BRAZIL

Texas Instrumentos Electronicos do Brasil Ltda.

Rua Joao Annes, 153-Lapa Caixa Postal 30.103, CEP 01.000 Sao Paulo, SP, Brasil 260-2956

#### CANADA

Texas Instruments Incorporated

935 Montee De Liesse St. Laurent H4T 1R2 Quebec, Canada 514-341-3232

5F Caesar Avenue Ottawa 12 Ontario, Canada 613-825-3716

280 Centre Str. East Richmond Hill (Toronto) Ontario, Canada 716-856-4453

#### DENMARK

Texas Instruments Denmark

46D, Marielundvej 2730 Herlev, Denmark (01) 91 74 00

#### FINLAND

Texas Instruments Finland OY

Fredrikinkatu 75, A7 Helsinki 10, Finland 44 71 71

#### FRANCE

Texas Instruments France

Boite Postale 5 06 Villeneuve-Loubet, France 31 03 64

La Boursidiere, Bloc A R.N. 186, 92350 Le Plessis Robinson 630.23.43

> 30-31 Quai Rambaud 69 Lyon, France 42 78 50

#### GERMANY

Texas Instruments Deutschland GmbH

Haggerty Str. 1 8050 Freising, Germany 08161/80-1

Frankfurter Ring 243 8000 Munich 40, Germany 089/325011-15

Lazarettstrasse, 19 4300 Essen, Germany 02141/20916

Krugerstrasse 24 1000 Berlin 49, Germany 0311/74 44 041

Akazlenstrasse 22-26 6230 Frankfurt-Griesheim Germany 0611/39 90 61 Steimbker Hof 8A 3000 Hannover, Germany 0511/55 60 41

Krefelderstrasse 11-15 7000 Stuttgart 50, Germany 0711/54 70 01

#### ITALY

Texas Instruments Italia SpA

Via Della Giustizia 9 20125 Milan, Italy 02-688 31 41

Via L. Mancinella 65 00199 Roma, Italy 06-83 77 45

Via Montebello 27 10124 Torino, Italy 011-83 22 76

#### MEXICO

Texas Instruments de Mexico S.A.

Poniente 116 #489 Col. Industrial Vallejo Mexico City, D.F., Mexico 567-92-00

#### NETHERLANDS

Texas Instruments Holland N.V.

Entrepot Gebouw-Kamer 225 P.O. Box 7603 Schiphol-Centrum 020-17 36 36

#### NORWAY

Texas Instruments Norway A/S Sentrumskontorene Brugaten 1 Oslo 1, Norway 33 18 80

#### SWEDEN

Texas Instruments Sweden AB

S-104 40 Stockholm 14 Skeppargatan 26 67 98 35

#### UNITED KINGDOM

Texas Instruments Limited

Manton Lane Bedford, England 0234-67466

# The Semiconductor Memory Data Book

for Design Engineers

First Edition



#### IMPORTANT NOTICES

Texas Instruments reserves the right to make changes at any time in order to improve design and to supply the best product possible.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

Information contained herein supercedes previously published data on these devices from TI.

Copyright © 1975

Texas Instruments Incorporated

#### INTRODUCTION

This book contains detailed specifications for 111 semiconductor memory integrated circuits manufactured and supplied worldwide by Texas Instruments. A continuous upgrading of process and design technology has resulted in a wide spectrum of memory products with information retrieval times from a few nanoseconds to a few microseconds. They cover the basic memory functions of serial storage, random-access mass storage, permanent read-only storage and programmable read-only storage of binary information. These LSI high-technology products include:

- 59 MOS Memory products to provide system economy and large storage capacity from:
  - 11 state-of-the-art high-density single transistor cell 4096-bit RAM's designed specifically for mass storage systems
  - 12 economical industry-standard 1024-bit static RAM's for simplified application in small or medium size systems
  - 24 different shift registers featuring highly efficient organizations for implementing serial and recirculating memories in data communications and display systems
- 43 TTL high-performance memories, 38 with Schottky clamping, including:
  - 256-bit and 1024-bit RAM's featuring modified I<sup>2</sup>L cell design and single-level metalization to enhance reliability
  - PROM's featuring Titanium-Tungsten fuse links for fast and reliable programming
  - New high density 20-pin 2048-bit and 4096-bit PROM's for reduced board area and system cost
- 7 ECL ultra-high performance memories including:
  - 5 RAM's with access times from 10 ns to 15 ns typically
  - 1 256-bit PROM using Titanium-Tungsten fuse links with a typical access time of 15 ns

Also included are brief product descriptions of 4 microprocessor products from Texas Instruments, 3 manufactured with MOS technology and the other with Integrated Injection Logic (I<sup>2</sup>L), a revolutionary new semiconductor technology. These new microprocessor products are directly compatible with most of the semiconductor memory products included in this book.

An eight-page glossary defines symbols and terms used with memory integrated circuits in accordance with current deliberations by the EIA/JEDEC (Electronic Industries Association) and IEC (International Electrotechnical Commission).

Ordering instructions and mechanical data for the package types available are given at the end of the section for each technology (MOS, TTL, and ECL).

The 38510/MACH IV Procurement Specification is included in its entirety and has been updated to include provisions for memory circuits and for the CMOS technology. A current listing of JAN MIL-M-38510 integrated circuits provideds cross-reference from circuit type number to 38510 slash sheet and from 38510 slash sheet to circuit type number. Also covered are the 4096-bit RAMs processed to level III of the MACH IV specification.

The final section in the book is on IC sockets and interconnection panels. TI produces a complete line of these products, and their inclusion here provides a handy reference for the design engineer.

# **General Information**

# TABLE OF CONTENTS

. P	age
Alphanumeric Index	10
Selection Guides	11
Glossary	15
nterchangeability Guide	23
/IOS Random Access Memories	
TMS 1103, TMS 1103-1 1024-Bit (1024 X 1) Dynamic RAMs	36
TMS 4030, TMS 4030-1, TMS 4030-2 4096-Bit (4096 X 1) Dynamic RAMs	41
TMS 4033 1024-Bit (1024 X 1) Static RAM	49
TMS 4034 1024-Bit (1024 X 1) Static RAM	49
TMS 4035 1024-Bit (1024 X 1) Static RAM	49
TMS 4036, TMS 4036-1, TMS 4036-2 512-Bit (64 X 8) Static RAMs	53
TMS 4039, TMS 4039-1, TMS 4039-2 1024-Bit (256 X 4) Static RAMs	57
TMS 4042, TMS 4042-1, TMS 4042-2 1024-Bit (256 X 4) Static RAMs	61
TMS 4043, TMS 4043-1, TMS 4043-2 1024-Bit (256 X 4) Static RAMs	65
TMS 4050, TMS 4050-1, TMS 4050-2 4096-Bit (4096 X 1) Dynamic RAMs	69
TMS 4051, TMS 4051-1 4096-Bit (4096 X 1) Dynamic RAMs	77
TMS 4060, TMS 4060-1, TMS 4060-2 4096-Bit (4096 X 1) Dynamic RAMs	85
TMS 4062 1024-Bit (1024 X 1) Dynamic RAM	93
TMS 4063 1024-Bit (1024 X 1) Dynamic RAM	93
Extended Temperature Range and Hi-Rel 4096-Bit RAMs	101
MOS Read-Only Memories	
TMS 2501 64 X 5 X 7 Static USASCII Character Generator	105
TMS 4103 64 X 5 X 7 Static USASCII Character Generator	106
TMS 4700 8192-Bit (1024 X 8) ROM	107
TMS 4800 16384-Bit (2048 X 8 or 4096 X 4) ROM	111
	117
MOS Shift Registers	
TMS 3101 Dual 100-Bit Static Shift Register	123
TMS 3112 Hex 32-Bit Static Shift Register	124
TMS 3122 Hex 32-Bit Static Shift Register	124
TMS 3123 Hex 32-Bit Static Shift Register	124
	128
TMS 3114 Dual 128-Bit Static Shift Register	128
	131
TMS 3121 Quadruple 64-Bit Static Shift Register	131
TMS 3126 Dual 96-Bit Static Shift Register	134
	134
· · · · · · · · · · · · · · · · · · ·	134
TMS 3129 Dual 132-Bit Static Shift Register	134
TMS 3130 Dual 133-Bit Static Shift Register	134
TMS 3131 Dual 136-Bit Static Shift Register	134
TMS 3132 Dual 144-Bit Static Shift Register	134
TMS 3133 1024-Bit Static Shift Register	137
<u>v</u>	140
	140
	140
, and the second	140
9,414	140
,	143
	144
• • • • • • • • • • • • • • • • • • • •	144
· · · · · · · · · · · · · · · · · · ·	

# TABLE OF CONTENTS

Page	,
Other MOS Circuits	
TMS 4024 9- by 64-Bit Dynamic FIFO Memory	7
TMS 6011 Asynchronous Data Interface (UART)	2
Power Supplies, Interfaces, and Input/Output Circuits for MOS Memories	
MOS Ordering Instructions and Mechanical Data	_
TTL Random-Access Read/Write Memories	_
SN54S189, SN74S189 64-Bit (16 X 4) RAMs with 3-State Outputs	2
SN54S201, SN74S201 256-Bit (256 X 1) RAMs with 3-State Outputs	
SN74S209 1024-Bit (1024 X 1) RAM with 3-State Output	
SN54S289, SN74S289 64-Bit (16 X 4) RAMs with Open-Collector Outputs	_
SN54S301, SN74S301 256-Bit (256 X 1) RAMs with Open-Collector Outputs	
SN74S309 1024-Bit (1024 X 1) RAM with Open-Collector Output	
SN7489 64-Bit (16 X 4) RAM with Open-Collector Outputs	
TTL Programmable Read-Only Memories	•
SN54186, SN74186 512-Bit (64 X 8) PROMs with Open-Collector Outputs	2
SN54188A, SN74188A 256-Bit (32 X 8) PROMs with Open-Collector Outputs	
	_
	_
SN54S470, SN74S470 2048-Bit (256 X 8) PROMs with Open-Collector Outputs	
SN54S471, SN74S471 2048-Bit (256 X 8) PROMs with 3-State Outputs	
SN54S472, SN74S472 4096-Bit (512 X 8) PROMs with 3-State Outputs	
SN54S473, SN74S473 4096-Bit (512 X 8) PROMs with Open-Collector Outputs	2
TTL Read-Only Memories	_
SN5488A, SN7488A 256-Bit (32 X 8) ROMs with Open-Collector Outputs	
SN54187, SN74187 1024-Bit (256 X 4) ROMs with Open-Collector Outputs	-
SN54S270, SN74S270 2048-Bit (512 X 4) ROMs with Open-Collector Outputs	
SN54S271, SN74S271 2048-Bit (256 X 8) ROMs with Open-Collector Outputs	
SN54S370, SN74S370 2048-Bit (512 X 4) ROMs with 3-State Outputs	
SN54S371, SN74S371 2048-Bit (256 X 8) ROMs with 3-State Outputs	
TTL Ordering Instructions and Mechanical Data	8
ECL Memories	
SN10139 256-Bit (32 X 8) Programmable Read-Only Memory	
SN10140 64-Bit (64 X 1) Random-Access Memory	
SN10142 64-Bit (64 X 1) Random-Access Memory	
SN10148 64-Bit (64 X 1) Random-Access Memory	_
SN10144 256-Bit (256 X 1) Random-Access Memory	1
SN10145 64-Bit (16 X 4) Random-Access Memory	4
SN10147 128-Bit (128 X 1) Random-Access Memory	7
ECL Ordering Instructions and Mechanical Data	2
Microprocessors	_
38510/MACH IV Procurement Specification	9
JAN MIL-M-38510 Integrated Circuits	9
IC Sockets and Interconnection Panels	5


# **ALPHANUMERIC INDEX**


•							 
	Page		Page				Page
SBP0400	224	SN74S287	 . 182	TMS 3409			 144
SN10139	203	SN74S288	 . 182	TMS 3417			 144
SN10140	208	SN74S289	 . 172	TMS 4024			 147
SN10142	208	SN74S301	 . 172	TMS 4030*			 41
SN10144	211	SN74S309	 . 172	TMS 4030-1			 41
SN10145	214	SN74S370	 . 190	TMS 4030-2			 41
SN10147	217	SN74S371	 . 190	TMS 4033			 49
SN10148	208	SN74S387	 . 182	TMS 4034			 49
SN5488A	190	SN74S470	 . 182	TMS 4035			 49
SN54186	182	SN74S471	 . 182	TMS 4036			 53
SN54187	190	SN74S472	 . 182	TMS 4036-1			 53
SN54188A	182	SN74S473	 . 182	TMS 4036-2			 53
SN54S188	182	TMS 1000	 . 226	TMS 4039			 57
SN54S189	172	TMS 1103	 . 36	TMS 4039-1			 57
SN54S201	172	TMS 1103-1	 . 36	TMS 4039-2			 57
SN54S270	190	TMS 2501	 . 105	TMS 4042			 61
SN54S271	190	TMS 3101	 . 123	TMS 4042-1			 61
SN54S287	182	TMS 3112	 . 124	TMS 4042-2			 61
SN54S288		TMS 3113	 . 128	TMS 4043			 65
SN54S289	172	TMS 3114	 . 128	TMS 4043-1			 65
SN54S301	172	TMS 3120	 . 131	TMS 4043-2			 65
SN54S370	190	TMS 3121	 . 131	TMS 4050*			 69
SN54S371	190	TMS 3122	 . 124	TMS 4050-1			 69
SN54S387	182	TMS 3123	 . 124	TMS 4050-2			 69
SN54S470	182	TMS 3126	 . 134	TMS 4051			 77
SN54S471	182	TMS 3127	 . 134	TMS 4051-1			 77
SN54S472	182	TMS 3128	 . 134	TMS 4060*			 85
SN54S473	182	TMS 3129	 . 134	TMS 4060-1			 85
SN7488A	190	TMS 3130	 . 134	TMS 4060-2			 85
SN7489		TMS 3131	 . 134	TMS 4062			 93
SN74186	182	TMS 3132	 . 134	TMS 4063			 93
SN74187	190	TMS 3133	 . 137	TMS 4103			 106
SN74188A	182	TMS 3135	 . 140	TMS 4700			 107
SN74S188	182	TMS 3137	 . 140	TMS 4800			 111
SN74S189		TMS 3138	 . 140	TMS 5001			 117
SN74S201		TMS 3139	 . 140	TMS 5501			 228
SN74S209		TMS 3140	 . 140	TMS 6011	· · ·		 152
SN74S270		TMS 3401	 . 143	TMS 8080		•	 228
SN74S271	190		 		· · ·	•	 

 $<sup>^{*}</sup>$ Extended Temperature Range and Hi-Rel (SMC) versions start on page 101.

# RAMS, PROMS, ROMS SELECTION GUIDE

		BITS PE	R WORD	
WORDS	1	2	4	8
16	A STATE OF THE PARTY OF THE PAR		RAMs SN10145 SN545189/SN74S189 SN545289/SN74S289 SN7489	
32		Sales	St. Control of the State of the	ROMs SN5488A/SN7488A PROMS SN54188A/SN74188A SN545188/SN745188 SN545288/SN745288
64	RAMs SN10140 SN10142 SN10148	A STATE OF THE PARTY OF THE PAR	6 Marian Marian	RAMs TMS 4036 PROMs SN54186/SN74186
128	RAMS SN10147			
256	RAMs SN10144 SN545201/SN745201 SN545301/SN745301	and the second s	RAMs TMS 4039, TMS 4042, TMS 4043 ROMs SN54187/SN74187 PROMs SN545287/SN745287 SN545287/SN745287	ROMs SN54S271/SN74S221 SN54S371/SN74S271 PROMs SN54S470/SN74S470 SN54S471/SN74S471
512		TO	ROMs SN54S270/SN74S270 SN54S370/SN74S370	PROMs SN74S472 SN74S473
1024	RAMs TMS 1103 TMS 4033 TMS 4034 TMS 4035 TMS 4062 TMS 4063 SN74S209 SN74S309	90		ROM3 TMS 4700
2048		al de la companya de	8192	ROM5 TMS 4800
4096	RAMS TMS 4030 TMS 4050 TMS 4051 TMS 4060  n shaded lines indicate overa		ROMs TMS 4800	32768





# SHIFT REGISTERS **SELECTION GUIDE**

#### SHIFT REGISTERS

BITS PER		REGIST	ERS PER PACK	AGE	
REGISTER	1	2	4	6	9
				TMS 3112	
32				TMS 3122	
				TMS 3123	
			TMS 3121		
64					
			TMS 3417		
	1	1	TMS 3120		
80					TMS 3135
			TMS 3409		
96		TMC 2426			
50	ĺ	TMS 3126	Ì		
		TMS 3101			
100		11110 3101			TMS 3137
100		TMS 3127			
		TMS 3114			
128					TMS 3138
		TMS 3128			
132		TMS 3129			TMS 3139
			<u> </u>		
		TMS 3113			
133					TMS 3140
		TMS 3130			
400		TMS 3131			
136		1 MS 3131			
	i				
144		TMS 3132			
177		71110 0102			
512	TMS 3401				
	1				
1024	TMS 3133				1
		1			

#### INTRODUCTION

This glossary consists of three parts: (1) general concepts and types of memories, (2) operating conditions and characteristics (including letter symbols), and (3) graphic symbols and logic conventions. The terms, symbols, abbreviations, and definitions used with memory integrated circuits have not, as yet, been standardized. All are currently under consideration by the EIA/JEDEC (Electronic Industries Association) and the IEC (International Electrotechnical Commission). The following are as consistent with the past and future works of these organizations as is possible to anticipate at this time.

#### PART I-GENERAL CONCEPTS AND TYPES OF MEMORIES

#### Chip-Enable Input

A control input to an integrated circuit that, depending on the logic level applied to it, will either permit or prevent operation of the device for input, internal transfer, manipulation, refreshing, and output of data.

NOTES: 1. Retention of data by a static memory is not affected by the logic level of the chip-enable input. 2. See "Chip-Select Input."

#### Chip-Select Input, Output-Enable Input

A control input to an integrated circuit that, depending on the logic level applied to it, will either permit or prevent the output of data from the device.

- NOTES: 1. A chip-select input usually differs from a chip-enable input in that the chip-select input does not necessarily prevent input and internal manipulation of data when it disables the output, while the chip-enable input has that broader function.
  - 2. When disabled by a chip-enable or chip-select signal, the outputs will assume a low level, a high level, or a floating (high-impedance) state, depending on the design of the particular circuit.

#### Dynamic (Read/Write) Memory

A read/write memory in which the cells require the repetitive application of control signals in order to retain the data

- NOTES: 1. The words "read/write" may be omitted from the term when no misunderstanding will result.
  - 2. Such repetitive application of the control signals is normally called a refresh operation.
  - 3. A dynamic memory may use static addressing or sensing circuits.
  - 4. This definition applies whether the control signals are generated inside or outside the integrated circuit.

#### First-In, First-Out (FIFO) Memory; Digital Storage Buffer

A memory from which data bytes or words can be read in the same order, but not necessarily at the same rate, as that of the data entry.

#### Last-In, First-Out (LIFO) Memory

A memory from which data bytes or words can be read with the order reversed from that of data entry.

#### Mask-Programmed Read-Only Memory

A read-only memory in which the data content of each cell is determined during manufacture by the use of a mask, the data content thereafter being unalterable.

#### Memory Cell

The smallest subdivision of a memory into which data has been or can be entered, in which it is or can be stored, and from which it can be retrieved.

#### **GLOSSARY**

#### MEMORY INTEGRATED CIRCUIT TERMS AND DEFINITIONS

#### **Memory Integrated Circuit**

An integrated circuit consisting of memory cells and usually including associated circuits such as those for address selection, amplifiers, etc.

#### Parallel Access

A feature of a memory by which all the bits of a byte or word are entered simultaneously at several inputs or retrieved simultaneously from several outputs.

#### Programmable Read-Only Memory (PROM)

A read-only memory that after being manufactured can have the data content of each memory cell altered once only.

#### Random-Access Memory (RAM)

A memory that provides access to any of its address locations in any desired sequence with similar nominal access time for each location.

NOTE: Although this term can be used with either read/write or read-only memories, it is often used by itself in referring to a read/write memory.

#### Read-Only Memory (ROM)

A memory intended to be read only.

NOTE: Unless otherwise qualified, the term "read-only memory" implies that the content is unalterable and defined by construction.

#### Read/Write Memory

A memory in which each cell may be selected by applying appropriate electronic input signals and the stored data may be either (a) sensed at appropriate output terminals, or (b) changed in response to other similar electronic input signals.

#### Reprogrammable Read-Only Memory

A read-only memory that after being manufactured can have the data content of each memory cell altered more than once.

#### Serial Access

A feature of a memory by which all the bits of a byte or word are entered sequentially at a single input or retrieved sequentially from a single output.

#### Static (Read/Write) Memory

A read/write memory in which the data is retained in the absence of control signals.

NOTES: 1. The words "read/write" may be omitted from the term when no misunderstanding will result.

2. A static memory may use dynamic addressing or sensing circuits.

#### Volatile Memory

A memory the data content of which is lost when power is removed.

#### PART II-OPERATING CONDITIONS AND CHARACTERISTICS (INCLUDING LETTER SYMBOLS)

The symbols for quantities involving time use upper and lower case letters according to the following historically evolved principles:

- a. Time itself, is always represented by a lower case t.
- b. Subscripts are lower case when one or more letters represent single words, e.g. d for delay, su for setup, rd for
- c. Multiple subscripts are upper case when each letter stands for a different word, e.g. CS for chip select, PLH for propagation delay from low to high, RMW for read, modify write.

#### Access Time

The time between the application of a specified input pulse during a read cycle and the availability of valid data signals at an output.

#### Example symbology:

ta(ad,LH)	Access time from address, low-to-high-level output
ta(ad.HL)	Access time from address, high-to-low-level output
ta(CE)	Access time from chip enable
ta(CS)	Access time from chip select

#### Current

#### High-level input current, IIH

The current into\* an input when a high-level voltage is applied to that input.

#### High-level output current, IOH

The current into\* an output with input conditions applied that according to the product specification will establish a high level at the output.

#### Low-level input current, III

The current into\* an input when a low-level voltage is applied to that input.

#### Low-level output current, IOL

The current into\* an output with input conditions applied that according to the product specification will establish a low level at the output.

#### Off-state (high-impedance-state) output current (of a three-state output), IOZ

The current into\* an output having three-state capability with input conditions applied that according to the product specification will establish the high-impedance state at the output.

#### Short-circuit output current, IOS

The current into\* an output when the output is short-circuited to ground (or other specified potential) with input conditions applied to establish the output logic level farthest from ground potential (or other specified potential).

#### Supply current, ICC, IDD, IEE, IGG, ISS

The current into\*, respectively, the VCC, VDD, VEE, VGG, or VSS supply terminal of an integrated circuit.

<sup>\*</sup>Current out of a terminal is given as a negative value.

## **GLOSSARY**

#### MEMORY INTEGRATED CIRCUIT TERMS AND DEFINITIONS

#### Cycle Time

#### Read cycle time, tc(rd) (see note)

The time interval between the start of a read cycle and the start of the next cycle,

#### Read, modify write cycle time, t<sub>c</sub>(RMW) (see note)

The time interval between the start of a cycle in which the memory is read and new data is entered and the start of the next cycle.

#### Write cycle time, t<sub>c(wr)</sub> (see note)

The time interval between the start of a write cycle and the start of the next cycle.

NOTE: The read, write, or read, modify write cycle time is the actual interval between two impulses and may be insufficient for the completion of operations within the memory. A minimum value is specified that is the shortest time in which the memory will perform its read and/or write function correctly.

#### **Data Valid Time**

#### Data valid time with respect to chip select, tDV(CS)

The interval following chip deselection during which output data continues to be valid.

#### Data valid time with respect to address, tDV(ad)

The interval following an initial change of address during which data stored at the initial address continues to be valid at the output.

#### **Delay Time**

The time between the specified reference points on two waveforms.

#### Example symbology:

 $td(\phi 1-\phi 2)$ 

Delay time, clock 1 to clock 2

td(PH-CEH)

Delay time, precharge high to chip enable high

#### **Hold Time**

#### Hold time, th

The interval during which a signal is retained at a specified input terminal after an active transition occurs at another

- NOTES: 1. The hold time is the actual time between two events and may be insufficient to accomplish the intended result. A minimum value is specified that is the shortest interval for which correct operation of the logic element is guaranteed.
  - 2. The hold time may have a negative value in which case the minimum limit defines the longest interval (between the release of data and the active transition) for which correct operation of the logic element is

#### Example symbology:

<sup>t</sup> h(ad)	Address hold time
th(da)	Data hold time
th(rd)	Read hold time
th(wr)	Write hold time
th(rs)	Reset hold time

#### **Output Enable and Disable Time**

#### Output enable time (of a three-state output) to high level, tpzH (or low level, tpzI)

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to the defined high (or low) level.

#### Output enable time (of a three-state output) to high or low level, tpZX

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from a high-impedance (off) state to either of the defined active levels (high or low).

#### Output disable time (of a three-state output) from high level, tpHZ (or low level, tpLZ)

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from the defined high (or low) level to a high-impedance (off) state.

#### Output disable time (of a three-state output) from high or low level, tpxz

The propagation delay time between the specified reference points on the input and output voltage waveforms with the three-state output changing from either of the defined active levels (high or low) to a high-impedance (off) state.

#### **Propagation Time**

#### Propagation delay time, tpD

The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level.

#### Propagation delay time, low-to-high-level output, tpLH

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level.

#### Propagation delay time, high-to-low-level output, tPHL

The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level.

#### **Pulse Width**

#### Pulse width, tw

The time interval between specified reference points on the leading and trailing edges of the pulse waveform.

#### Example symbology:

<sup>t</sup> w(CEH)	Pulse width, chip enable high
tw(CEL)	Pulse width, chip enable low
<sup>t</sup> w(clr)	Clear pulse width
tw(CS)	Chip-select pulse width
$t_{W}(\phi)$	Clock pulse width
tw(rs)	Reset pulse width
tw(wr)	Write pulse width

#### Recovery Time

#### Sense recovery time, tSB

The time interval needed to switch a memory from a write mode to a read mode and to obtain valid data signals at the output.

#### Write recovery time

The time interval between the termination of a write pulse and the initiation of a new cycle.

#### Refresh Time

#### Refresh time, trefresh (see note)

The time interval between successive signals that are intended to restore the level in a dynamic memory cell to its original level.

NOTE: The refresh time is the actual time between two refresh operations and may be insufficient to protect the stored data. A maximum value is specified that is the longest interval for which correct operation is guaranteed.

#### Setup Time

#### Setup time, tsu

The time interval between the application of a signal that is maintained at a specified input terminal and a consecutive active transition at another specified input terminal.

NOTES: 1. The setup time is the actual time between two events and may be insufficient to accomplish the setup. A minimum value is specified that is the shortest interval for which correct operation of the logic element is quaranteed.

The setup time may have a negative value in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the logic element is guaranteed.

#### Example symbology:

 $\begin{array}{ll} t_{\text{SU}}(\text{ad}) & \text{Address setup time} \\ t_{\text{SU}}(\text{da}) & \text{Data setup time} \\ t_{\text{SU}}(\text{rd}) & \text{Read setup time} \\ t_{\text{SU}}(\text{wr}) & \text{Write setup time} \end{array}$ 

#### **Transition Time**

#### Transition time, low-to-high-level, tTLH

The time between a specified low-level voltage and a specified high-level voltage on a waveform that is changing from the defined low level to the defined high level.

#### Transition time, high-to-low-level, tTHL

The time between a specified high-level voltage and a specified low-level voltage on a waveform that is changing from the defined high level to the defined low level.

#### Voltage

#### High-level input voltage, VIH

An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables.

NOTE: A minimum or B-limit value (V<sub>IHB</sub>, V<sub>IH</sub>'B) is specified that is the least positive (most negative) value of high-level input voltage for which operation of the logic element within specification limits is guaranteed. For ECL circuits, a least-negative-limit value (V<sub>IHA</sub>) is also specified.

#### High-level output voltage, VOH

The voltage at an output terminal with input conditions applied that according to the product specification will establish a high level at the output.

#### Input clamp voltage, VIK

An input voltage in a region of relatively low differential resistance that serves to limit the input voltage swing.

#### Low-level input voltage, VIL

An input voltage level within the less positive (more negative) of the two ranges of values used to represent the binary variables.

NOTE: A maximum or A-limit value (VILA or VIL'A) is specified that is the most positive (least negative) value of low-level input voltage for which operation of the logic element within specification limits is guaranteed. For ECL circuits, a most-negative-limit value (VILB) is also specified.

#### Low-level output voltage, VOL

The voltage at an output terminal with input conditions applied that according to the product specification will establish a low level at the output.

#### PART III-GRAPHIC SYMBOLS AND LOGIC CONVENTIONS

All graphic symbols shown in this section are standard in the USA (ANSI and IEEE) and internationally (IEC).


#### Negation and Polarity Indication, Use of Bars

In this book, the logic negation symbol O and the polarity indicator 🗁 are used interchangeably to indicate:


- a. A control input (e.g. chip select) that is active when it is at its low logic level.
- b. A dynamic input (e.g. clock) that is active on its high-to-low transition.
- A data input that is out of phase with a data output that is not marked with a negation symbol or polarity indicator.
- d. A data output that is out of phase with a data input that is not marked with a negation symbol or polarity indicator.

NOTE: If both data input and output are marked with a negation symbol or polarity indicator, they are in phase with each other. When used with a memory, the terms "in phase," "out of phase," and "inverted" refer to the relationship between the level at the input when a particular data bit is entered and the level at the output when that same bit is retrieved, not to the input and output levels at a given instant.

These three symbols are equivalent and represent a noninverting function:




These four symbols are equivalent and represent an inverting function:




Letter abbreviations that represent inputs or outputs meeting criteria a, b, c, or d above are usually used with a bar.


Examples:  $\overline{CS}$  and  $\overline{E}$  represent chip-select and enable inputs that select and enable when low and do not select and enable when high.  $\overline{DO}$  represents a data output the signal levels of which are inverted (out of phase) with respect to data input DI.

#### **Transistor Graphic Symbols**







N-CHANNEL MOS DEPLETION-TYPE FIELD-EFFECT TRANSISTOR



P-CHANNEL MOS DEPLETION-TYPE FIELD-EFFECT TRANSISTOR



N-CHANNEL MOS ENHANCEMENT-TYPE FIELD-EFFECT TRANSISTOR



P-CHANNEL MOS ENHANCEMENT-TYPE FIELD-EFFECT TRANSISTOR

# Interchangeability Guide

Direct replacements were based on similarity of electrical and mechanical characteristics as shown in currently published data. Interchangeability in particular applications is not guaranteed. Before using a device as a substitute, the user should compare the specifications of the substitute device with the specifications of the original.

Texas Instruments makes no warranty as to the information furnished and buyer assumes all risk in the use thereof. No liability is assumed for damages resulting from the use of the information contained in this list.

#### **ECL CIRCUITS** (alphabetically by manufacturers)

ECL package cross-reference:

	11	Fairchild	Motorola	Signetics
Ceramic dual-in-line	J	D	L	F
Ceramic and metal dual-in-line	JE		AL	

#### FAIRCHILD SEMICONDUCTOR

FSC	TI DIRECT
TYPE	REPLACEMENT
F10405	SN10147
F10410	SN10144

#### **MOTOROLA**

MOTOROLA	TI DIRECT
TYPE	REPLACEMENT
MMC10140	SN10140
MMC10142	SN10142
MMC10144	SN10144
MMC10145	SN10145
MMC10147	SN10147
MMC10148	SN10148

#### SIGNETICS

TI DIRECT
REPLACEMENT
SN10139
SN10140
SN10144
SN10145
SN10148

#### MOS CIRCUITS (alphabetically by manufacturers)

#### ADVANCED MICRO DEVICES

AMD		TI DIRECT	RECOMMENDED	
TYPE	DESCRIPTION	REPLACEMENT	FOR NEW DESIGN	DESCRIPTION
AM 1002	2 x 128 SSR		TMS 3128/3138	2 x 128 SSR/9 x 128 SSR
AM 1402A	4 x 256 DSR		TMS 3133	1 x 1024 SSR
AM 1403A	2 x 512 DSR		TMS 3133	1 x 1024 SSR
AM 1404A	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
AM 1406	2 x 100 DSR		TMS 3127/3137	2 x 100/9 x 100 SSR
AM 1407	2 x 100 DSR		TMS 3127/3137	2 x 100/9 x 100 SSR
AM 2505	1 x 512 DSR		TMS 3133	1 x 1024 SSR
AM 2512	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
AM 2521	2 x 128 SSR		TMS 3128/3138	2 x 128 SSR/9 x 128 SSR
AM 2524	1 x 512 DSR		TMS 3133	1 x 1024 SSR
AM 2525	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
AM 2533	1 x 1024 SSR	TMS 3133	TMS 3133	1 x 1024 SSR
AM 2803	2 x 512 DSR		TMS 3133	1 x 1024 SSR
AM 2804	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
AM 2805	1 x 512 DSR		TMS 3133	1 x 1024 SSR
AM 2806	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
AM 2807	1 x 512 DSR		TMS 3133	1 x 1024 SSR
AM 2808	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
AM 2809	2 x 128 SSR		TMS 3128/3138	2 x 128 SSR/9 x 128 SSR
AM 2810	2 x 128 SSR		TMS 3128/3138	2 x 128 SSR/9 x 128 SSR
AM 2814	2 x 128 SSR	TMS 3114	TMS 3128	2 × 128 SSR
AM 2833	1 x 1024 SSR	TMS 3133	TMS 3133	1 x 1024 SSR
AM 2841	64 x 4 FIFO	4	TMS 4024	64 × 9 FIFO
AM 3114	2 x 128 SSR	TMS 3114	TMS 3128/3138	2 x 128 SSR/9 x 128 SSR
AM 3341	64 x 4 FIFO		TMS 4024	64×9 FIFO
AM 4057	1 x 512 SSR		TMS 3133	1 x 1024 SSR
AM 5057	1 x 512 SSR		TMS 3133	1 x 1024 SSR
AM 9102	1 x 1024 SRAM	TMS 4034	TMS 4051	1 x 4096 DRAM
AM 9102A	1 x 1024 SRAM	TMS 4033	TMS 4051	1 x 4096 DRAM

#### AMERICAN MICROSYSTEMS INCORPORATED

AMI		TI DIRECT	RECOMMENDED	
TYPE	DESCRIPTION	REPLACEMENT	FOR NEW DESIGN	DESCRIPTION
S 1463	2 x 64 SSR		TMS 3121	4 x 64 SSR
S 1670	2 x 100 SSR		TMS 3127/3137	2 x 100/9 x 100 SSR
S 1687	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
S 1701	2 x 512 DSR		TMS 3133	1 x 1024 SSR
S 1709	8 x 13 FIFO		TMS 4024	64 x 9 FIFO
S 2103	1 x 1024 DRAM		✓ TMS 4062/4063	1 x 1024 DRAM
3 2103	I X 1024 Dhaw		<b>℃</b> TMS 4030	1 x 4096 DRAM
S 2146	1 x 1024 DRAM		√ TMS 4062/4063	1 x 1024 DRAM
3 2140	I X IUZ4 DNAW		<b>℃</b> TMS 4030	1 x 4096 DRAM
S 3102	1 x 1024 SRAM	TMS 4035	TMS 4051	1 x 4096 DRAM
S 3102A	1 x 1024 SRAM	TMS 4033	TMS 4051	1 x 4096 DRAM
S 3102B	1 x 1024 SRAM	TMS 4034	TMS 4051	1 x 4096 DRAM
S 3103	1 x 1024 DRAM		✓ TMS 4062/4063	1 x 1024 DRAM
3 3103	1 x 1024 DRAW		TMS 4050	1 x 4096 DRAM

AMERICAN MICROSYSTEMS INCORPOR	ATED	
--------------------------------	------	--

AMI		TI DIRECT	RECOMMENDED	
TYPE	DESCRIPTION	REPLACEMENT	FOR NEW DESIGN	DESCRIPTION
C 400C	1 1024 D.D.A.M		TMS 4062/4063	1 x 1024 DRAM
S 4006	1 x 1024 DRAM		<b>L</b> TMS 4050	1 x 4096 DRAM
0.4000	4 4004 D D A 14		✓ TMS 4062/4063	1 x 1024 DRAM
S 4008	1 x 1024 DRAM		₹ TMS 4050	1 x 4096 DRAM
		ELECTRONIC ADDA	Ve	

#### **ELECTRONIC ARRAYS**

EA		TI DIRECT	RECOMMENDED	
TYPE	DESCRIPTION	REPLACEMENT	FOR NEW DESIGN	DESCRIPTION
EA 1004	2 x 100 SSR		TMS 3127/3137	2 x 100/9 x 100 SSR
EA 1005	2 x 100 SSR		TMS 3127/3137	2 x 100/9 x 100 SSR
EA 1008	2 x 80 SSR		TMS 3120/3135	4 x 80/9 x 80 SSR
EA 1009	2 x 80 SSR		TMS 3120/3135	4 x 80/9 x 80 SSR
EA 1012	2 x 50 SSR		TMS 3002	2 x 50 SSR
EA 1200	4 x 32 DSR		TMS 3122/23	6 x 32 SSR
EA 1201	4 x 32 DSR		TMS 3122/23	6 x 32 SSR
EA 1206	1 x 512 DSR		TMS 3133	1 x 1024 SSR
EA 1212	1 x 512 DSR		TMS 3133	1 x 1024 SSR
EA 1213	4 x 80 DSR		TMS 3120/3135	4 x 80/9 x 80 SSR
EA 1214	4 x 80 DSR		TMS 3120/3135	4 x 80/9 x 80 SSR
EA 2102	1 x 1024 SRAM	TMS 4035	TMS 4035	1 x 1024 SRAM
EA 3501	ASCII GEN		TMS 2501	ASCII GEN
EA 3701	ASCII GEN		TMS 4103	ASCII GEN
EA 4501	ASCII GEN		TMS 2501	ASCII GEN
EA 4800	8 x 2048 ROM	TMS 4800	TMS 4800	✓ 8 x 2048 ROM
EA 4800	8 X 2048 NOW	1 WIS 4600	TW3 4600	<b>1</b> 4 x 4096 ROM
EA 4900	8 x 2048 ROM	TMS 4800	TMS 4800	<b>∫</b> 8 x 2048 ROM
EM 4300	0 X 2040 NUIVI	1 WIS 4800	1 W 3 4000	<b>1</b> 4 x 4096 ROM

#### FAIRCHILD SEMICONDUCTOR

FSC		TI DIRECT	RECOMMENDED	
TYPE	DESCRIPTION	REPLACEMENT	FOR NEW DESIGN	DESCRIPTION
3325	4 x 64 DSR		TMS 3121	4 x 64 DSR
3329	1 x 512 DSR		TMS 3133	1 x 1024 SSR
3341	4 x 64 FIFO		TMS 4024	64 x 9 FIFO
3342	4 x 64 SSR	TMS 3121	TMS 3121	4 x 64 SSR
3343	2 x 128 SSR		TMS 3128/3138	2 x 128 SSR/9 x 128 SSR
3344	2 x 132 SSR		TMS 3129/3138	2 x 132 SSR/9 x 128 SSR
3345	2 x 136 SSR		TMS 3131	8 x 136 SSR
3346	2 x 144 SSR		TMS 3132	8 x 144 SSR
3347	4 x 80 SSR	TMS 3120	TMS 3120/3135	4 x 80/9 x 80 SSR
3348/9	6 x 32 SSR	TMS 3112/22	TMS 3112/22	6 x 32 SSR
3355	1 x 1024 SSR	TMS 3133	TMS 3133	1 x 1024 SSR
3383	1 x 256 DSR		TMS 3417	4 x 64 DSR
3524-5	1 x 1024 DRAM		TMS 4062/63 TMS 4050	1 x 1024 DRAM 1 x 4096 DRAM

#### GENERAL INSTRUMENT

GI		TI DIRECT	RECOMMENDED	
TYPE	DESCRIPTION	REPLACEMENT	FOR NEW DESIGN	DESCRIPTION
SL-5-2100	2 x 128 SSR		TMS 3128/3138	2 x 128 SSR/9 x 128 SSR
SL-5-C2100	2 x 100 SSR		TMS 3127/3137	2 x 100/9 x 100 SSR
SL-5-4032	4 x 32 SSR		TMS 3122	6 x 32 SSR
SL-6-2064	2 x 64 SSR		TMS 3121	4 x 64 SSR
SL-9-1512	1 x 512 SSR		TMS 3133	1 × 1024 SSR
SL-9-4080	4 x 80 SSR		TMS 3120/3135	4 x 80 SSR/9 x 80 SSR
DL-9-1402A	4 x 256 DSR		TMS 3133	1 x 1024 SSR
DL-9-1403A	2 x 512 DSR		TMS 3133	1 x 1024 SSR
DL-9-1404A	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
DL-6-2100	2 x 100 DSR		TMS 3127/3137	2 x 100/9 x 100 SSR
DL-6-2128	2 x 128 DSR		TMS 3128/3138	2 x 128 SSR/9 x 128 SSR
RA -9-1103	1 x 1024 DRAM		TMS 4062/63 TMS 4050	$\begin{cases} 1 \times 1024 \text{ DRAM} \\ 1 \times 4096 \text{ DRAM} \end{cases}$
AY-5-1012	UART	TMS 6011	TMS 6011	UART

#### INTEL

INTEL		TI DIRECT	RECOMMENDED	
TYPE	DESCRIPTION	REPLACEMENT	FOR NEW DESIGN	DESCRIPTION
1103	1 x 1024 DRAM	TMS 1103	TMS 4050/4051	1 × 4096 DRAM
1103	I X 1024 DRAW	1103	₹ TMS4060	1 x 4096 DRAM
1311/12/13	ASCII GEN		TMS 2501	ASCII GEN
C1402A	4 x 256 DSR		TMS 3133	1 x 1024 SSR
C1403A	2 x 512 DSR		TMS 3133	1 x 1024 SSR
C1404A	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
C1405A	1 x 512 DSR		TMS 3133	1 x 1024 SSR
1406/1506	8 x 100 DSR		TMS 3127/3137	2 x 100/9 x 100 SSR
1407/1507	2 x 100 SDR		TMS 3127/3137	2 x 100/9 x 100 SSR
2101	4 x 256 SRAM	TMS 4039	TMS 4039	4 x 256 SRAM
2101-1	4 x 256 SRAM	TMS 4039-2	TMS 4039-2	4 x 256 SRAM
2101-2	4 x 256 SRAM	TMS 4039-1	TMS 4039-1	4 x 256 SRAM
2102-1	1 x 1024 SRAM	TMS 4033	TMS 4033	1 x 1024 SRAM
2102-2	1 x 1024 SRAM	TMS 4034	TMS 4034	1 x 1024 SRAM
2102	1 x 1024 SRAM	TMS 4035	TMS 4035	1 x 1024 SRAM
2111	4 x 256 SRAM	TMS 4042	TMS 4042	4 x 256 SRAM
2111-1	4 x 256 SRAM	TMS 4042-2	TMS 4042-2	4 x 256 SRAM
2111-2	4 x 256 SRAM	TMS 4042-1	TMS 4043-1	4 x 256 SRAM
2112	4 x 256 SRAM	TMS 4043	TMS 4043	4 x 256 SRAM
0440.0	4 050 00 444	T110 1010 1	TMS 4043-1	
2112-2	4 x 256 SRAM	TMS 4043-1	TMS 4043-2	4 x 256 SRAM
P2405	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
2107A	1 x 4096 DRAM	TMS 4030/4060	TMS 4030/4060	1 x 4096 DRAM
8308	8 x 1024 ROM	TMS 4700	TMS 4700	8 x 1024 ROM


		INTERSIL		
INTERSIL		TI DIRECT	RECOMMENDED	
TYPE	DESCRIPTION	REPLACEMENT	FOR NEW DESIGN	DESCRIPTION
IM 7552	1 x 1024 SRAM	TMS 4035	TMS 4035/4051	1 x 1024 SRAM
IM 7552-2	1 x 1024 SRAM	TMS 4034	TMS 4034/4051	1 x 1024 SRAM
IM 7552-1	1 x 1024 \$RAM	TMS 4033	TMS 4033/4051	1 x 1024 SRAM
IM 7702	4 x 256 DSR		TMS 3133	1 x 1024 SSR
IM 7703	2 × 512 DSR		TMS 3133	1 x 1024 SSR
IM 7704	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
IM 7712	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
IM 7722	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
IM 7780	4 x 80 DSR	TMS 3409	TMS 3120/3135	4 x 80 DSR/SSR/9 x 80 SSR
		MOSTEK		
MOSTEK		TI DIRECT	RECOMMENDED	
TYPE	DESCRIPTION	REPLACEMENT	FOR NEW DESIGN	DESCRIPTION
1002	2 x 128 SSR		TMS 3128/3138	2 x 128 SSR/9 x 128 SSR
1007	4 x 80 DSR	TMS 3409	TMS 3120/3135	4 x 80 DSR/SSR/9 x 80 SSR
4096	1 × 4096 DRAM		TMS 4050/4060	1 x 4096 DRAM
4102P	1 x 1024-SRAM	TMS 4035	TMS 4051	1 x 1024 SRAM
4102P-1	1 x 1024 SRAM	TMS 4033	TMS 4051	1 x 1024 SRAM
		NATIONAL SEMICONDU	сток	
NATIONAL		TI DIRECT	RECOMMENDED	
TYPE	DESCRIPTION	REPLACEMENT	FOR NEW DESIGN	DESCRIPTION
MM 402/3	2 x 50 DSR	<del></del>	TMS 3002	8 x 50 SSR
MM 406/7	2 x 100 DSR		TMS 3127/3137	2 x 100/9 x 100 SSR
MM 1103	1 x 1024 DRAM	TMS 1103	TMS 4050	1 x 1024 DRAM
MM 1402A	4 × 256 DSR		TMS 3133	1 x 1024 SSR
MM 1403A	2 x 512 DSR		TMS 3133	1 x 1024 SSR
MM 1404A	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
MM 2102	1 x 1024 SRAM	TMS 4035	TMS 4035	1 x 1024 SRAM
MM 4006A	2 x 100 DSR		TMS 3127/3137	2 x 100/9 x 100 SSR
MM 4013	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
MM 4016	1 x 512 DSR		TMS 3133	1 x 1024 SSR
MM 4020	4 x 80 DSR		TMS 3120/3135	4 x 80/9 x 80 SSR
MM 4105	4 x 64 DSR		TMS 3121	4 x 64 SSR
MM 4052	2 x 80 SSR		TMS 3120/3135	2 x 80/9 x 80 SSR
MM 4053	8 x 100 SSR		TMS 3127/3137	2 x 100/9 x 100 SSR
MM 4056	2 x 256 SSR		TMS 3133	1 x 1024 SSR
MM 4057	1 x 512 SSR		TMS 3133	1 x 1024 SSR
MM 4060	2 x 128 SSR	TMS 3128	TMS 3128/3138	2 x 128 SSR/9 x 128 SSR
MM 5058	1 x 1024 SSR	TMS 3133	TMS 3133	1 x 1024 SSR
MM 5260	1 x 1024 DRAM		TMS 4062/63	1 × 1024 DRAM
0200			TMS 4050/4060	1 x 4096 DRAM

		SIGNETICS		
SIGNETICS TYPE	DESCRIPTION	TI DIRECT REPLACEMENT	RECOMMENDED FOR NEW DESIGN	DESCRIPTION
1103	1 × 1024 DRAM	TMS 1103	TMS 4062/63 TMS 4050/4060	1 x 1024 DRAM 1 x 4096 DRAM
2502	4 x 256 DSR		TMS 3133	1 x 1024 SSR
2503	2 x 512 DSR		TMS 3133	1 x 1024 SSR
2504	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
2505	1 x 512 DSR		TMS 3133	1 x 1024 SSR
2506	2 x 100 DSR	•	TMS 3127/3137	2 x 100/9 x 100 SSR
2507	2 x 100 DSR	•	TMS 3127/3137	2 x 100/9 x 100 SSR
2510	2 x 100 SSR		TMS 3127/3137	2 x 100/9 x 100 SSR
2512	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
2513	2560 ROM		TMS 2501	2560 ASCII GEN
2517	2 x 100 DSR		TMS 3127/3137	2 x 100/9 x 100 SSR
2518	6 x 32 SSR	TMS 3122	TMS 3122	6 x 32 SSR
2521	2 x 128 SSR	TMS 3128	TMS 3128/3138	2 x 128 SSR/9 x 128 SSF
2522	2 x 132 SSR	TMS 3129	TMS 3129/3139	2 x 132 SSR/9 x 132 SSF
2524	1 x 512 DSR		TMS 3133	1 x 1024 SSR
2525	1 x 1024 DSR		TMS 3133	1 x 1024 SSR
2532	4 x 80 SSR	TMS 3120	TMS 3120/3135	4 x 80/9 x 80 SSR
2533	1 x 1024 SSR	TMS 3133	TMS 3133	1 x 1024 SSR
2535	32 x 8 FIFO		TMS 4024	64 x 9 FIFO
2602	1 x 1024 SRAM	TMS 4035	TMS 4051	1 x 1024 SRAM
2602-1	1 x 1024 SRAM	TMS 4033	TMS 4051	1 x 1024 SRAM
		WESTERN DIGITA	L	
WD		TI DIRECT	RECOMMENDED	
TYPE	DESCRIPTION	REPLACEMENT	FOR NEW DESIGN	DESCRIPTION
TR 1602	UART	TMS 6011	TMS 6011	UART
FR 1502E	40 x 9 FIFO		TMS 4024	64 x 9 FIFO

# TTL MEMORIES (alphabetically by manufacturers)


#### ADVANCED MICRO DEVICES

Example of AMD order code:




#### **FAIRCHILD SEMICONDUCTOR**

Example of Fairchild order code:



#### HARRIS SEMICONDUCTOR

Example of Harris order code:



HARRIS	TI DIRECT	RECOMMENDED	HARRIS	TI DIRECT	RECOMMENDED
TYPE	REPLACEMENT	FOR NEW DESIGNS	TYPE	REPLACEMENT	FOR NEW DESIGNS
H0512-38510	SNJ54186	SNJ54S287/SNJ54S387	HM_7641-5		SN74S387/SN74S473
HM_7602-2	SN54S188	SN54S188	HM_7642-2		SN54S287/SN54S471
HM_7602-5	SN74S188	SN74S188	HM_7642-5		SN74S472
HM_7603-2	SN54S288	SN54S288	HM_7643-2		SN54S387/SN54S470
HM_7603-5	SN74S288	SN74S288	HM_7643-5		SN74S473
HM_7610-2	SN54S387	SN54S387	HM_7644-2		SN54S287/SN54S471
HM_7610-5	SN74S387	SN74S387	HM_7644-5		SN74S472
HM_7611-2	SN54S287	SN54S287	HPROM0512-2	SN54186	SN54S470/SN54S471
HM_7611-5	SN74S287	SN74S287	HPROM0512-5	SN74186	SN74S470
HM_7620-2	(SN54S270 ROM)	SN54S387	HPROM1024-2	SN54S287	SN54S287
HM_7620-5	(SN174S270 ROM)	SN74S387/SN74S473	HPROM1024-5	SN74S287	SN74S287
HM_7621-2	(SN54S370 ROM)	SN54S287	HPROM1024A-2	SN54S387	SN54S387
HM_7621-5	(SN74S370 ROM)	SN74S287/SN74S472	HPROM1024A-5	SN74S387	SN74S387
HM_7640-2		SN54S287/SN54S471	HRPOM8256-2	SN54S188	SN54S188
HM_7640-5		SN74S287/SN74S472	HRPOM8256-2	SN54S188	SN74S188
HM_7641-2		SN54S387/SN54S470			

#### INTEL

Example of Intel order code:

Prefix	Туре	Suffix
Package —	3101	(None)
C = CDIP (Metal lid)		

D = CDIP P = Plastic DIP


INTEL	TI DIRECT	RECOMMENDED		INTEL	TI DIRECT	RECOMMENDED
TYPE	REPLACEMENT	FOR NEW DESIGNS		TYPE	REPLACEMENT	FOR NEW DESIGNS
3101	SN54S289/SN74S289	SN54S289/SN74S289		3110	SN74S309	SN74S209
3101A	SN54S289/SN74S289	SN54S289/SN74S289	i	3301A	SN54187/SN74187	SN54187/SN74187
3106	SN54S201/SN74S201	SN54S201/SN74S201		3304		SN54S473/SN74S473
3106A	SN54S201/SN74S201	SN54S201/SN74S201		3601	SN54S387/SN74S387	SN54S387/SN74S387
3107	SN54S301/SN74S301	SN54S301/SN74S301		3604		SN54S473/SN74S473
3107A	SN54S301/SN74S301	SN54S301/SN74S301	l	3624		SN54S472/SN74S472

#### INTERSIL Example of Intersil order code: Prefix Suffix Type 5601 Memory Bipolar 6 = ROM Temperature Range D = Ceramic DIP P = Plastic DIP $C = 0^{\circ}C$ to $75^{\circ}C$

 $M = -55^{\circ}C$  to  $125^{\circ}C$ 

INTERSIL	TI DIRECT	RECOMMENDED	INTERSIL	TI DIRECT	RECOMMENDED
TYPE	REPLACEMENT	FOR NEW DESIGNS	TYPE	REPLACEMENT	FOR NEW DESIGNS
IM5501C	SN74S289	SN74S289	IM5600C	SN74S188	SN74S188
IM5501M	SN54S289	SN54S289	IM5600CF	SN74S188	SN74S188
IM5503AC	SN74S301	SN74S301	IM5600M	SN54S188	SN54S188
IM5503AM	SN54S301	SN54S301	IM5603AC	SN74S387	SN74S387
IM5503C	SN74S301	SN74S301	IM5603AM	SN54S387	SN54S387
1M5503M	SN54S301	SN54S301	IM5604C	(SN74S270 ROM)	SN74S470
IM5523AC	SN74S201	SN74S201	IM5604M	(SN54S270 ROM)	SN54S470
IM5523AM	SN54S201	SN54S201	IM5610C	SN74S288	SN74S288
IM5523C	SN74S201	SN74S201	IM5610F	SN74S288	SN74S288
IM5523M	SN54S201	SN54S201	IM5610M	SN54S288	SN54S288
1M5533AC	SN74S301	SN74S301	IM5623C	SN74S287	SN74S287
1M5533AM	SN54S301	SN54S301	IM5623M	SN54S287	SN54S287
IM5533C	SN74S301	SN74S301	IM5624C	(SN74S370 ROM)	SN74S471
IM5533M	SN54S301	SN54S301	IM5624	(SN54S370 ROM)	SN54S471

#### MONOLITHIC MEMORIES, INC.




Temperature Range  $5 = -55^{\circ} \text{C to } 125^{\circ} \text{C}$  $6 = 0^{\circ} \text{C} \text{ to } 70^{\circ} \text{C}$ 

	0 0 0 10 70 0				
MMI	TI DIRECT	RECOMMENDED	MM1	TI DIRECT	RECOMMENDED
TYPE	REPLACEMENT	FOR NEW DESIGNS	TYPE	REPLACEMENT	FOR NEW DESIGNS
A5200	<del></del>	SN54S473	5206	SN54S370	SN54S370
A5241		SN54S472	5210		SN54S470
A6240		SN74S473	5225		SN54S470
A6241		SN74S472	5230	SN5488A	SN5488A
H5200	SN54187	SN54187	5231	(SN54S188 PROM)	SN54S371
H5201	(SN54S287 PROM)	SN54S370	5235		SN54S470
H5240		SN54S473	5300	SN54S387	SN54S387
H5241		SN54S472	5301	SN54S287	SN54S287
H6201	(SN74S287 PROM)	SN74S370	5305	(SN54S270 ROM)	SN54S470
H6240		SN74S473	5306	(SN54S370 ROM)	SN54S471
H6241		SN74S472	5330	SN54S188	SN54S188
5200	SN54187	SN54187	5331	SN54S288	SN54S288
5201	(SN54S387 PROM)	SN54S270	5335		SN54S470
5205	SN54S270	SN54S270	5340		SN54S473

MONOLITHIC MEMORIES, INC. (continued)						
MMI	TI DIRECT	RECOMMENDED	MMI	TI DIRECT	RECOMMENDED	
TYPE	REPLACEMENT	FOR NEW DESIGNS	TYPE	REPLACEMENT	FOR NEW DESIGNS	
5530	SN54S301	SN54S301	6235		SN74S470	
5531	SN54S201	SN54S201	6300	SN74S387	SN74S387	
5560	SN54S289	SN54S289	6301	SN74S287	SN74S287	
5561	SN54S189	SN54S189	6305	(SN74S270 ROM)	SN74S470	
6200	SN74187	SN74187	6306	(SN74S370 ROM)	SN74S471	
6201	(SN74S387 PROM)	SN74S270	6330	SN74S188	SN74S188	
6205	SN74S270	SN74S270	6331	SN74S288	SN74S288	
6206	SN74S370	SN74S370	6335		SN74S470	
6210		SN74S470	6340		SN74S473	
6225		SN74S473	6530	SN74S301	SN74S301	
6230	SN7488A	SN7488A	6531	SN74S201	SN74S201	
6231	(SN74S188 PROM)	SN74S371	6560	SN74S289	SN74S289	
			6561	SN74S189	SN74S189	

#### NATIONAL SEMICONDUCTOR







D = Glass/Metal DIP F = Flat Package

N = Molded DIP

			N = Wolded DIP				
NSC	TI DIRECT	RECOMMENDED	NSC	TI DIRECT	RECOMMENDED		
TYPE	REPLACEMENT	FOR NEW DESIGNS	TYPE	REPLACEMENT	FOR NEW DESIGNS		
DM7573	SN54S387	SN54S387	DM8574	SN74S287	SN74S287		
DM7574	SN54S287	SN54S287	DM8577	SN74S188	SN74S188		
DM7577	SN54S188	SN54S188	DM8578	SN74S288	SN74S288		
DM7578	SN54S288	SN54S288	DM8582	SN74S301	SN74S301		
DM7595		SN54S473	DM8595		SN74S473		
DM7596		SN54S472	DM8596		SN74S472		
DM7597	SN54S370	SN54S370	DM8597	SN74S370	SN74S370		
DM7598		SN54S471	DM8598		SN74S471		
DM7599	SN54S189	SN54S189	DM8599	SN74S189	SN74S189		
DM7795		SN54S473	DM85S99	SN74S189	SN74S189		
DM7796		SN54S472	DM8795		SN 74S473		
DM8573	SN74S387	SN74S387	DM8796		SN74S472		

#### 

SIGNETICS	TI DIRECT	RECOMMENDED	SIGNETICS	TI DIRECT	RECOMMENDED
TYPE	REPLACEMENT	FOR NEW DESIGNS	TYPE	REPLACEMENT	FOR NEW DESIGNS
N8204		SN74S471	N82S130		SN74S473
N8205		SN74S472	N82S131		SN74S472
N82S06	SN74S201	SN74S201	N82S226	SN74187	SN74187
N82S07	SN74S301	SN74S301	N82S229	(SN74S287 PROM)	SN74S370
N82S08	SN74S309	SN74S309	N82S230	SN74S270	SN74\$270
N82S10	SN74S309	SN74S309	N82S231	SN74S370	SN74S370
N82S11	SN74S209	SN74S209	S82S07	SN54S301	SN54S301
N82S16	SN74S201	SN74S201	S82S16	SN54S201	SN54S201
N82S17	SN74S301	SN74S301	S82S17	SN54S301	SN54S301
N8223	SN74S188	SN74S188	S82S23	SN54S188	SN54S188
N82S23	SN74S188	SN74S188	S82S25	SN54S301	SN54S301
N8225	SN74S189	SN74S189	S82S114		SN54S471
N82S25	SN74S301	SN74S301	S82S115		SN54S472
N82S110	SN74S309	SN74S309	S82S123	SN54S288	SN54S288
N82S111	SN74S209	SN74S209	\$82\$126	SN54S387	SN54S387
N82S114		SN74S471	S82S129	SN54S287	SN54S287
N82S115		SN74S472	\$82\$130		SN54S473
N82S116	SN74S201	SN74S201	S82S131		SN54S472
N82S117	SN74S301	SN74S301	S82S226	SN54187	SN54187
N82S123	SN74S288	SN74S288	S82S229	(SN54S287 PROM)	SN54S370
N82S126	SN74S387	SN74S387	S82S230	SN54S270	SN54S270
N82S129	SN74S287	SN74S287	S72S231	SN54S370	SN54S370


Q = Ceramic Flat Pack

# MOS Memories

# TMS 1103 JL, NL; TMS 1103-1 JL, NL 1024-BIT DYNAMIC RANDOM-ACCESS MEMORIES

BULLETIN NO. DL-S 7512234, JANUARY 1975

- 1024 x 1-Bit Organization
- Low Power Dissipation
- Input Interface
  - Fully Decoded, On-Chip Address Decode
  - Static Charge Protection
- Output Interface
  - OR-Tie Capability
- Address Access Time
  - TMS 1103 JL, NL . . . 300 ns
  - TMS 1103-1 JL, NL . . . 150 ns
- P-Channel Silicon-Gate Technology
- 18-Pin 300-Mil Dual-In-Line Packages



### description

The TMS 1103 JL, NL and TMS 1103-1 JL, NL are monolithic random-access memory devices organized as 1024 one-bit words. Outputs may be OR-tied for simple memory expansion since a particular device can be activated by a chip-enable signal. Stored information is read nondestructively and all cells in any row are refreshed by addressing that row at least once every 2-milliseconds for the TMS 1103, 1-millisecond for the TMS 1103-1. These RAMs are fabricated with P-channel silicon-gate enhancement-type technology. Two power supplies and three control clock signals are required with address inputs decoded on the chip. The TMS 1103-1 is a faster-access version of the TMS 1103 with improved cycle times. The TMS 1103 and TMS 1103-1 are offered in both 18-pin ceramic (JL suffix) and plastic (NL suffix) dual-in-line packages.

#### operation

#### addresses (A0-A9)

Address terminals are used to activate a particular cell in a  $32 \times 32$  array. Each row address (A0-A4) and each column address (A5-A9) of 5 bits uniquely specify a 10-bit address for a single memory cell. All address signals must be stable during transitions of the chip-enable, read/write, or data-in control signals.

### chip enable (CE)

The chip-enable terminal enables one particular device of an array whose outputs are connected to a common data bus. Chip enable must be low during any read or write interval to allow data to enter or exit.

#### precharge (P)

The precharge terminal must be low at the start of any read or write cycle and remain low for a specified time interval after chip enable drops to a low. This overlap interval must be maintained between a specified minimum and maximum time in order to maintain the integrity of stored data.

#### read/write (R/W)

The read/write input terminal gates data out of or into the addressed memory cell. Read/write is low when data is written and high during a read interval.

### data in (DI)


The data-in terminal connects the incoming data bus to the addressed cell for a write operation.


#### data out (DO)

Stored data appears at the data-out terminal as the complement of the data-in logic level. Information on the data-out terminal is sensed just prior to the rise of chip enable in a read-only cycle and prior to the fall of read/write in a read, modify write cycle.

# TMS 1103 JL, NL; TMS 1103-1 JL, NL 1024-BIT DYNAMIC RANDOM-ACCESS MEMORIES

#### functional block diagram





Supply voltage, V <sub>DD</sub> (see Note 1) .					-									-25 to 0	.3 V
Supply voltage, VSS (see Note 1) .														-25 to $0$	.3 V
Input voltage (any input)					-									-25 to 0	.3 V
Continuous power dissipation					-										1 W
Operating free-air temperature range:	TM	<b>S</b> 1	103	3.	-									0°C to 7	′0°C
	TM	S 1	103	3-1	-									0°C to 5	55°C
Storage temperature range													-6	5°C to 15	50°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the most-positive supply voltage, VBB (substrate). Throughout the remainder of this data sheet, voltage values are with respect to VDD.

### recommended operating conditions

PARAMETER	Т	MS 110	03	TI	TMS 1103-1			
PARAMETER	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>DD</sub>		0			0		V	
Supply voltage, V <sub>SS</sub>	15.2	16	16.8	18	19	20	V	
Supply voltage, VBB-VSS (see Note 2)	3		4	3		4	V	
Operating free-air temperature, TA	0		70	0		55	°c	

NOTE 2.  $V_{BB}-V_{SS}$  supply should be applied at the same time as or before  $V_{SS}$ .



DYNAMIC

TMS 1103-1 JL, NL RANDOM-ACCESS

**MEMORIES** 

# electrical characteristics at specified free-air temperatures VSS = 16.8 V, (VBB-VSS) = 3 V, VDD = 0 V (TMS 1103 JL, NL) VSS = 20 V, (VBB-VSS) = 3 V, VDD = 0 V (TMS 1103-1 JL, NL)

	PARAMETER		TEOT CON	NITIONO!		TMS 1103		Т	MS 1103-1		
	PARAMETER		TEST CONI	יצאטוווכ	MIN	TYP	MAX	MIN	TYPŧ	MAX	UNIT
VIH	High-level input voltage		TA = MIN		V <sub>SS</sub> -1		V <sub>SS</sub> +1	V <sub>SS</sub> -1		V <sub>SS</sub> +1	V
L TH			T <sub>A</sub> = MAX		V <sub>SS</sub> -0.7		V <sub>SS</sub> +1	V <sub>SS</sub> -1		V <sub>SS</sub> +1	1_
VIL	Low-level input voltage (all	addresses	TA = MIN		V <sub>SS</sub> -17	VSS	s –14.2	V <sub>SS</sub> -20		/ <sub>SS</sub> –18	V
''L	and data-in lines)		T <sub>A</sub> = MAX		V <sub>SS</sub> -17	VSS	s -14.5	V <sub>SS</sub> -20	\	′ <sub>SS</sub> –18	)
VIL	Low-level input voltage (pre	charge, chip-	TA = MIN		V <sub>SS</sub> -17	VSS	3-14.7	V <sub>SS</sub> -20		/ <sub>SS</sub> –18	V
\ '\L	enable, and read/write input	ts) (see Note 3)	T <sub>A</sub> = MAX		V <sub>SS</sub> -17	v	SS -15	V <sub>SS</sub> -20		/ <sub>SS</sub> –18	1 '
VOH	High-level output voltage		$R_L = 100 \Omega$ ,	T <sub>A</sub> = 25°C	60	90	500	115	130	900	mV
TOH	- Agil Tovel Output Voltage		$R_L = 100 \Omega$ ,	T <sub>A</sub> = MAX	50	80	500	90	115	900	mv_
11	Input current		V <sub>I</sub> = 0 V,	T <sub>A</sub> = MIN to MAX			1			10	μΑ
ЮН	High-level output current		$R_L = 100 \Omega$ ,	T <sub>A</sub> = 25°C	600	900	5000	1150	1130	9000	
ЮН	riigii-level output current		R <sub>L</sub> = 100 Ω,	T <sub>A</sub> = MAX	500	800	5000	900	1150	9000	μΑ
IO(off)	Off-state output current		V <sub>O</sub> = 0 V,	T <sub>A</sub> = MIN to MAX			1			10	μА
I <sub>BB</sub>	Supply current from VBB		TA = MIN to MAX				100			100	μА
Innu	Supply current from VDD d	luring	All addresses = 0 V,	ČĒ at VSS, VI=VSS			56		4-		
IDD(1)	precharge pulse width	[	Precharge = 0 V,	T <sub>A</sub> = 25°C		37	56		45	60	mA
I <sub>DD(2)</sub>	Supply current from VDD d	luring	All addresses = 0 V,	CE at 0 V, V <sub>I</sub> =V <sub>SS</sub>		38	59				
100(2)	precharge and chip-enable o	verlap	Precharge = 0 V,	T <sub>A</sub> = 25°C		38	59		50	68	mA
I <sub>DD(3)</sub>	Supply current from VDD d	uring	Precharge = V <sub>SS</sub> ,	CE at 0 V, V <sub>I</sub> = V <sub>SS</sub>		5.5	11		0.5		
.00(3)	precharge to end of chip end	ble	T <sub>A</sub> = 25°C		l	5.5	- ''	ļ	8.5	11	μΑ
I <sub>DD(4)</sub>	Supply current from VDD d	uring	Precharge = V <sub>SS</sub> ,	CE at VSS, VI = VSS		3	4			4	
1.00(4)	chip enable to precharge del	ay	$T_A = 25^{\circ}C$			3	4		3	4	mA
		TMS 1103	$t_W(\bar{P}) = 190 \text{ ns},$	t <sub>C</sub> = 580 ns,							
long	Average supply current	11113	$T_A = 25^{\circ}C$	•		17	25		20		
IDD(av)	from $V_{DD}$	TMS 1103-1	t <sub>W</sub> (P) = 105 ns,	t <sub>C</sub> = 340 ns	i	17	25		20	23	mA
		11013 1 103-1	$T_A = 25^{\circ}C$								

 $<sup>^\</sup>dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. †All typical values are at TA = 25°C.

NOTE 3. The maximum values for VIL for precharge, chip-enable, and read/write of the TMS 1103 may be increased to VSS - 14.2 V at 0°C and VSS - 14.5 V at 70°C (same values as those specified for the address and data-in lines) with a 40-ns degradation (worst case) in  $t_{su(ad-\overline{CE})}$ ,  $t_{d(\overline{P}L-\overline{CE}L)}$ ,  $t_{c(rd)}$ ,  $t_{c(RW)}$ ,  $t_{a(ad)}$ , and  $t_{a(\overline{P}L-\overline{CE}L)}$ 

# TMS 1103 JL, NL; TMS 1103-1 JL, NL 1024-BIT DYNAMIC RANDOM-ACCESS MEMORIES

dynamic electrical characteristics over operating free-air temperature range (unless otherwise noted)

 $T_{A} = 0^{\circ} \text{C to } 70^{\circ} \text{C}, \text{ V}_{SS} = 16 \text{ V} \pm 5\%, \text{ (V}_{BB} - \text{V}_{SS}) = 3 \text{ V to 4 V}, \text{ V}_{DD} = 0 \text{ V (TMS 1103 JL, NL)}$   $T_{A} = 0^{\circ} \text{C to } 55^{\circ} \text{C}, \text{ V}_{SS} = 19 \text{ V} \pm 5\%, \text{ (V}_{BB} - \text{V}_{SS}) = 3 \text{ V to 4 V, V}_{DD} = 0 \text{ V (TMS 1103-1 JL, NL)}$ 

### capacitance at 25°C free-air temperature

	CHARACTERISTICS	TEST CONDITIONS†	PLAST	IC PKG	CERAN	AIC PKG	UNIT
	CHARACTERISTICS	TEST CONDITIONS.	TYP	MAX	TYP	MAX	UNIT
C <sub>i (ad)</sub>	Address input capacitance	V <sub>I</sub> = V <sub>SS</sub>	5	7	10	12	pF
C <sub>i</sub> (P)	Precharge input capacitance	V <sub>I</sub> = V <sub>SS</sub>	15	18	16.5	19.5	pF
Ci(CE)	Chip-enable input capacitance	V <sub>I</sub> = V <sub>SS</sub>	15	18	18	21	pF
Ci(R/W)	Read/write input capacitance	V <sub>I</sub> = V <sub>SS</sub>	11	15	15.5	19.5	pF
0	D. ( i - · · · · · · · · · · · · · · · · · ·	CE at 0 V, V <sub>I</sub> = V <sub>SS</sub>	4	5	6.5	7.5	pF
C <sub>i(da)</sub>	Data input capacitance	CE at VSS, V1 = VSS	2	4	5.6	6.5	] P'
Co	Data output capacitance	V <sub>O</sub> = 0 V	2	3	6	7	pF

<sup>†</sup>f = 1 MHz, and all unused pins are at ac ground.

#### read, write, and read, modify write cycle

	PARAMETER	TEST CONDITIONS	TMS	1103	TMS	1103-1	UNIT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	UNII
tc(rfsh)	Refresh cycle time			2		1	ms
t <sub>su</sub> (ad-CE)	Address-to-chip-enable setup time	1	115		30		ns
th(CE-ad)	Chip-enable-to-address hold time	t <sub>r</sub> = t <sub>f</sub> = 20 ns, C <sub>1</sub> = 100 pF (1103),	20		10		ns
td(PL-CEL)	Precharge low to chip-enable low delay time	$C_1 = 50 \text{ pF} (1103-1),$	125		60		ns
td(CEH-PL)	Chip-enable high to precharge low delay time	$R_1 = 100 \Omega$ ,	85		40		ns
td(CEL-PH)1	Chip-enable low to precharge high delay time between low reference points	v <sub>ref</sub> = 40 mV (1103), v <sub>ref</sub> = 80 mV (1103-1)	25	75	5	30	ns
td(CEL-PH)2	Chip-enable low to precharge high delay time between high reference points	vref - 60 mV (1103-1)		140		85	ns

## read cycle

	PARAMETER	TEST CONDITIONS	TMS	1103	TMS	1103-1	UNIT
	PARAMETER	TEST CONDITIONS	MIN	MAX	MIN	MAX	ן טאוו
tc(rd)	Read cycle time	t <sub>r</sub> = t <sub>f</sub> = 20 ns,	480		300		ns
td(PH-CEH)	Precharge high to chip-enable high delay time	C <sub>L</sub> = 100 pF (1103),	165	500	115	500	ns
<sup>t</sup> p(₱H)	Precharge high to output propagation	C <sub>L</sub> = 50 pF (1103-1),		120		75	ns
·p(rn)	delay time	$R_L = 100 \Omega$ ,				,,,	
ta(ad)	Access time from address (see Note 4)	$v_{ref} = 40 \text{ mV (1103)},$	300		150	-	ns
ta(₱)	Access time from precharge (see Note 5)	v <sub>ref</sub> = 80 mV (1103-1)	310		180		ns

#### NOTES:


- 4.  $t_{a(ad)} = t_{su(ad-\overline{CE})} + t_{f(\overline{CE})} + t_{d(\overline{CE}L-\overline{P}H)1} + t_{r(\overline{P})} + t_{p(\overline{P}H)}$
- 5.  $t_a(\overline{P}) = t_d(\overline{P}_L \overline{CE}_L) + t_f(\overline{CE}) + t_d(\overline{CE}_L \overline{P}_H) + t_r(\overline{P}) + t_p(\overline{P}_H)$ .

### write or read, modify write cycle

-	PARAMETER	TEST CONDITIONS	TMS	1103	TMS	1103-1	UNIT
	FANAMETEN	TEST CONDITIONS	MIN	MAX	MIN	MAX	ONII
tc(wr)	Write cycle time		580		340		ns
tc(RMW)	Read, modify write cycle time		580		340		ns
td(PH-wr)	Precharge high to write delay time	t <sub>r</sub> = t <sub>f</sub> = 20 ns,	165	500	115	500	ns
tw(wr)	Write pulse width	CL = 100 pF (1103),	50		20		ns
tsu(wr)	Write setup time	C <sub>L</sub> = 50 pF (1103-1),	80		20		ns
t <sub>su</sub> (da)	Data setup time	$R_L = 100 \Omega$ ,	105		40		ns
th(da)	Data hold time	v <sub>ref</sub> = 40 mV (1103),	10		10		ns
<sup>t</sup> p(PH)	Precharge high to output propagation delay time	v <sub>ref</sub> = 80 mV (1103-1)		120		75	ns
td(wr-ŒH)	Write to chip-enable high delay time		0		0		ns

## TMS 1103 JL, NL; TMS 1103-1 JL, NL 1024-BIT DYNAMIC RANDOM-ACCESS MEMORIES


#### PARAMETER MEASUREMENT INFORMATION



#### NOTES:

- A. The high-level time reference on each waveform except data out is  $V_{\mbox{\footnotesize{SS}}}$  –2 V.
- B. The low-level time reference on each waveform except data out is  $V_{DD}$  +2 V.

#### FIGURE 1-READ CYCLE



#### NOTES:

- A. The high-level time reference on each waveform except data out is  $V_{\mbox{SS}}$  -2 V.
- B. The low-level time reference on each waveform except data out is  $V_{\mbox{DD}}$  +2 V.

FIGURE 2 - WRITE OR READ, MODIFY WRITE CYCLE


## TMS 4030 JL, NL; TMS 4030-1 JL, NL; TMS 4030-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

**BULLETIN NO. DL-S 7512240, FEBRUARY 1975** 

- 4096 x 1 Organization
- 3 Performance Ranges:

			READ,	
		READ OR	MODIFY	
	ACCESS	WRITE	WRITE	
	TIME	CYCLE	CYCLE	
	(MAX)	(MIN)	(MIN)	
TMS 4030	300 ns	470 ns	710 ns	
TMS 4030-1	250 ns	430 ns	640 ns	
TMS 4030-2	200 ns	400 ns	580 ns	

- Full TTL Compatibility on All Inputs (No Pull-up Resistors Needed)
- Low Power Dissipation
  - 400 mW Operating (Typical)
  - 0.2 mW Standby (Typical)
- Single Low-Capacitance Clock
- N-Channel Silicon-Gate Technology
- 22-Pin 400-Mil Dual-in-Line Package



#### description

The TMS 4030 series is composed of high-speed dynamic 4096-bit MOS random-access memories, organized as 4096 one-bit words. N-channel silicon-gate technology is employed to optimize the speed/power/density trade-off. Three performance options are offered: 300 ns access for the TMS 4030, 250 ns access for the TMS 4030-1, and 200 ns for TMS 4030-2. These options allow the system designer to more closely match the memory performance to the capability of the arithmetic processor.

All inputs except the chip enable are fully TTL-compatible and require no pull-up resistors. The low capacitance of the address and control inputs precludes the need for specialized drivers. When driven by a Series 74 device, the guaranteed dc input noise immunity is 200 mV. The TTL-compatible buffer is guaranteed to drive two Series 74 TTL gates. The TMS 4030 series uses only one clock (chip enable) to simplify system design. The low-capacitance chip-enable input requires a positive voltage swing (12 volts), which can be driven by a variety of widely available drivers.

The typical power dissipation of these RAM's is 400 mW active and 0.2 mW standby. To retain data only 6 mW average power is required, which includes the power consumed to refresh the contents of the memory.

The TMS 4030 series is offered in both 22-pin ceramic (JL suffix) and plastic (NL suffix) dual-in-line packages. The series is guarantted for operation from 0°C to 70°C. These packages are designed for insertion in mounting-hole rows on 0.400-mil centers.

#### operation

75

#### chip select (CS)

The chip-select terminal, which can be driven from standard TTL circuits without an external pull-up resistor, affects the data-in, data-out and read/write inputs. The data input and data output terminals are enabled when chip select is low. Therefore, the read, write, and read, modify write operations are performed only when chip select is low. If the chip is to be selected for a given cycle, the chip-select input must be low on or before the rising edge of the chip enable. If the chip is not to be selected for a given cycle, chip select must be held high as long as chip enable is high. A register for the chip-select input is provided on the chip to reduce overhead and simplify system design.

### chip enable (CE)

A single external clock input is required. All read, write, and read, modify write operations take place when the chip enable input is high. When the chip enable is low, the memory is in the low-power standby mode. No read/write operations can take place because the chip is automatically precharging.

# TMS 4030 JL, NL; TMS 4030-1 JL, NL; TMS 4030-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

### operation (continued)

#### mode select (R/W)

The read or write mode is selected through the read/write  $(R/\overline{W})$  input. A logic high on the  $R/\overline{W}$  input selects the read mode and a logic low selects the write mode. The read/write terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected.

#### address (A0-A11)

All addresses must be stable on or before the rising edge of the chip-enable pulse. All address inputs can be driven from standard TTL circuits without pull-up resistors. Address registers are provided on chip to reduce overhead and simplify system design.

#### data-in (DI)

Data is written during a write or read, modify write cycle while the chip enable is high. The data-in terminal can be driven from standard TTL circuits without a pull-up resistor. There is no register on the data-in terminal.


#### data-out (DO)

The three-state output buffer provides direct TTL compatibility with a fan-out of two Series 74 TTL gates. The output is in the high-impedance (floating) state when the chip enable is low. It remains in the high-impedance state if the chip-select input is high when chip enable goes high and provided that chip select remains high as long as chip enable is high. If the chip select is set up low prior to the rise of chip enable and held low an interval after that rise, the output will be enabled as long as chip enable stays high regardless of subsequent changes in the level of chip select. A data-valid mode is always preceded by a low output state. Data-out is inverted from data-in.

#### refresh

Refresh must be performed every two milliseconds by cycling through the 64 addresses of the lower-order-address inputs, A0 through A5 (pins 8, 9, 10, 13, 14, 15), or by addressing every row within any 2-millisecond period. Addressing any row refreshes all 64 bits in that row. The chip does not need to be selected during the refresh. If the chip is refreshed during a write mode, then chip select must be high. The column addresses (A6 through A11) can be indeterminate during refresh.

#### functional block diagram



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note) .															0.3 to 20 V
Supply voltage, V <sub>DD</sub> (see Note).															. $-0.3$ to 20 V
Supply voltage, VSS (see Note) .															0.3 to 20 V
All input voltages (see Note)															. $-0.3$ to 20 V
Chip-enable voltage (see Note) .															
Output voltage (operating, with re	spe	ct	to ۱	۷ss	;)										2 to 7 V
Operating free-air temperature ran	ge				٠.										. 0°C to 70°C
Storage temperature range															–55°C to 150°C

NOTE: Under absolute maximum ratings, voltage values are with respect to the most-negative supply voltage, V<sub>BB</sub> (substrate), unless otherwise noted. Throughout the remainder of this data sheet, voltage values are with respect to V<sub>SS</sub>.

## TMS 4030 JL, NL; TMS 4030-1 JL, NL; TMS 4030-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

### recommended operating conditions (see Note)

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
Supply voltage, V <sub>DD</sub>	11.4	12	12.6	V
Supply voltage, VSS		0		V
Supply voltage, VBB	-2.7	-3	-3.3	V
High-level input voltage, V <sub>IH</sub> (all inputs except chip enable)	2.2		5.25	V
High-level chip enable input voltage, VIH(CE)	V <sub>DD</sub> -0.6	٧D	D+1.0	V
Low-level input voltage, V <sub>IL</sub> (all inputs except chip enable) (see Note)	-0.6		0.6	V
Low-level chip enable input voltage, VIL(CE) (see Note)	-1		0.6	V
Refresh time, trefresh			2	ms
Operating free-air temperature, TA	0		70	°c

NOTE: The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only.

### electrical characteristics over full ranges of recommended operating conditions, $T_A = 0^{\circ}$ C to $70^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output voltage	$I_0 = -2 \text{ mA}$		2.4		Vcc	V
VOL	Low-level output voltage	I <sub>O</sub> = 3.2 mA		VSS		0.4	V
I <sub>1</sub>	Input current (all inputs except chip enable)	V <sub>1</sub> = 0 to 5.25 V				10	μΑ
<sup>1</sup> I(CE)	Chip enable input current	V <sub>I</sub> = 0 to 13.2 V				2	μΑ
loz	High-impedance-state (off-state output current	V <sub>O</sub> = 0 to 5.25 V				10	μА
<sup>1</sup> CC	Supply current from V <sub>CC</sub>	2 Series 74 TTL I	oads			1	mA
IDD	Supply current from V <sub>DD</sub>	V <sub>IH(CE)</sub> = 12.6 \	1		30	60	mA
IDD	Supply current from V <sub>DD</sub> , standby	V <sub>IL(CE)</sub> = 0.6 V			20	200	μА
	A		TMS 4030		32		
I <sub>DD(av)</sub>	Average supply current from V <sub>DD</sub>		TMS 4030-1		35	<u>-</u>	mA
	during read or write cycle	Minimum cycle	TMS 4030-2		38		<u> </u>
		time	TMS 4030		32		)
IDD(av)	Average supply current from V <sub>DD</sub>		TMS 4030-1		35		] mA
	during read, modify write cycle	İ	TMS 4030-2		38		
I <sub>BB</sub>	Supply current from V <sub>BB</sub>	V <sub>BB</sub> = -3.3 V,	V <sub>CC</sub> = 5.25 V,		-5	-100	μΑ
'88	oabbit carront mann ABB	V <sub>DD</sub> = 12.6 V,	$V_{SS} = 0 V$	1	-3	.00	~^

 $<sup>^{\</sup>dagger}$  All typical values are at  $T_{A} = 25^{\circ}$  C

# capacitance at $V_{DD}$ = 12 V, $V_{SS}$ = 0 V, $V_{BB}$ = -3 V, $V_{CC}$ = 5 V, $V_{I(CE)}$ = 0 V, $V_{I}$ = 0 V, f = 1 MHz, $T_A$ = 0° C to 70° C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Ci(ad)	Input capacitance address inputs			5	7	pF
Cusan	Input capacitance clock input	V <sub>I(CE)</sub> = 10.8 V		18	22	
C <sub>i</sub> (CE)	mput capacitance clock input	V <sub>I(CE)</sub> = -1.0 V		23	27	pF
Ci(CS)	Input capacitance chip select input			4	6	pF
C <sub>i</sub> (data)	Input capacitance data input			4	6	pF
C <sub>i</sub> (R/W)	Input capacitance read/write input			5	7	pF
Co	Output capacitance			5	7	pF

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25^{\circ}$  C.

i75

## TMS 4030 JL, NL; TMS 4030-1 JL, NL; TMS 4030-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

## read cycle timing requirements over recommended supply voltage range, $T_A = 0^{\circ} C$ to $70^{\circ} C$

	PARAMETER	TMS	4030	TMS 4	030-1	TMS 4	1030-2	
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tc(rd)	Read cycle time	470		430		400		ns
tw(CEH)	Pulse width, chip enable high	300	4000	260	4000	230	4000	ns
tw(CEL)	Pulse width, chip enable low	130		130		130		ns
tr(CE)	Chip-enable rise time		40		40		40	ns
tf(CE)	Chip-enable fall time		40		40		40	ns
t <sub>su(ad)</sub>	Address setup time	0↑		01		01		ns
t <sub>su</sub> (CS)	Chip-select setup time	0↑		01		01		ns
t <sub>su(rd)</sub>	Read setup time	0↑		0↑		01	,	ns
th(ad)	Address hold time	150↑		150↑		150↑		ns
th(CS)	Chip-select hold time	150↑		150↑		150↑		ns
th(rd)	Read hold time	40↓		40↓	,	40↓		ns

<sup>↑↓</sup> The arrow indicates the edge of the chip enable pulse used for reference: ↑ for the rising edge, ↓ for the falling edge.

# read cycle switching characteristics over recommended supply voltage range, $T_A = 0^{\circ} C$ to $70^{\circ} C$

	PARAMETER	TMS	4030	TMS	4030-1	TMS 4	1030-2	T
	- ANAMETER	MIN	MAX	MIN	MAX	MIN	MAX	TINU
ta(CE)	Access time from chip enable†		280		230	1	180	ns
ta(ad)	Access time from address †		300		250	<u> </u>	200	ns
tPHZ or	Output disable time from high			1		<del>                                     </del>		1
tPLZ	or low level‡	30		30		30		ns
tPZL	Output enable time to low level ‡		250	<u> </u>	200	1	150	ns

<sup>†</sup>Test conditions:  $C_L$  = 50 pF,  $t_r(C_E)$  = 20 ns, Load = 1 Series 74 TTL gate. ‡Test conditions:  $C_L$  = 50 pF, Load = 1 Series 74 TTL gate.

## write cycle timing requirements over recommended supply voltage range, $T_A = 0^{\circ} C$ to $70^{\circ} C$


	PARAMETER	TMS	4030	TMS 4	030-1	TMS 4	030-2	
	FARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	TINU
tc(wr)	Write cycle time	470		430		400		ns
tw(CEH)	Pulse width, chip enable high	300	4000	260	4000	230	4000	ns
tw(CEL)	Pulse width, chip enable low	130		130		130		ns
tw(wr)	Write pulse width	200		190		180	****	ns
tr(CE)	Chip-enable rise time		40		40		40	ns
tf(CE)	Chip-enable fall time		40		40	T	40	ns
t <sub>su</sub> (ad)	Address setup time	01		0↑		01		ns
t <sub>su</sub> ( <del>CS</del> )	Chip-select setup time	01		0↑		01		ns
t <sub>su</sub> (da-wr)	Data-to-write setup time*	0		0		0		ns
t <sub>su(wr)</sub>	Write-pulse setup time	240↓		220↓		210↓		ns
th(ad)	Address hold time	150↑		150↑		150↑		ns
th(CS)	Chip-select hold time	150↑		150↑		150↑		ns
th(da)	Data hold time	40↓		40↓		40↓		ns

<sup>↑↓</sup> The arrow indicates the edge of the chip enable pulse used for reference: ↑ for the rising edge, ↓ for the falling edge.

 $<sup>^{\</sup>bullet}$  If  $R/\overline{W}$  is low before CE goes high then DI must be valid when CE goes high.


# TMS 4030 JL, NL; TMS 4030-1 JL, NL; TMS 4030-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

### read cycle timing



NOTE: For the chip-enable input, high and low timing points are 90% and 10% of V<sub>IH(CE)</sub>. Other input timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high).

#### write cycle timing



NOTE: For the chip-enable input, high and low timing points are 90% and 10% of V<sub>IH(CE)</sub>. Other input timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high). During the time from the rise of CE to the fall of R/W, R/W is permitted to change from high to low only.

## TMS 4030 JL, NL; TMS 4030-1 JL, NL; TMS 4030-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

read, modify write cycle timing requirements over recommended supply voltage range, TA = 0°C to 70°C

	DADAMETER	TMS	4030	TMS	4030-1	TMS 4	030-2	UNIT
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNII
tc(RMW)	Read, modify write cycle time*	710		640		580		ns
tw(CEH)	Pulse width, chip enable high*	540	4000	470	4000	410	4000	ns
tw(CEL)	Pulse width, chip enable low	130		130		130		ns
tw(wr)	Write-pulse width	200		190		180	-	ns
tr(CE)	Chip-enable rise time		40		40		40	ns
tf(CE)	Chip-enable fall time		40		40		40	ns
t <sub>su(ad)</sub>	Address setup time	01		01		01		ns
t <sub>su</sub> (CS)	Chip-select setup time	01		0↑		0↑		ns
t <sub>su</sub> (da-wr)	Data-to-write setup time	0		0		0 '		ns
t <sub>su(rd)</sub>	Read pulse setup time	0↑		01		0↑		ns
t <sub>su(wr)</sub>	Write pulse setup time	240↓		220↓		210↓		ns
th(ad)	Address hold time	150↑		150↑		150↑		ns
th(CS)	Chip-select hold time	150↑		150↑		150↑		ns
th(rd)	Read hold time	2801		230↑		180↑		กร
th(da)	Data hold time	40↓		40↓		40↓		ns


<sup>↑↓</sup> The arrow indicates the edge of the chip-enable pulse used for reference: ↑ for the rising edge, ↓ for the falling edge.

## read, modify write cycle switching characteristics over recommended supply voltage range, $T_A = 0^{\circ}C$ to $70^{\circ}C$

	040445750	TMS	4030	TMS	4030-1	TMS	4030-2	UNIT
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNII
ta(CE)	Access time from chip enable†		280		230		180	ns
ta(ad)	Access time from address†		300		250		200	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high level output from write pulse‡	30		30		30		ns
tPHZ	Output disable time from high level‡	30		30		30		ns
tPZL	Output enable time to low level‡		250		200		150	ns

 $<sup>^{\</sup>dagger}$  Test conditions: C<sub>L</sub> = 50 pF, t<sub>r(CE)</sub> = 20 ns, Load = 1 Series 74 TTL gate.  $^{\ddagger}$  Test Conditions: C<sub>L</sub> = 50 pF, Load = 1 Series 74 TTL gate.

### read, modify write cycle timing




NOTE: For the chip enable input, high and low timing points are 90% and 10% of VIH(CE). Other input timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high).

<sup>\*</sup>Test conditions: tf(rd) = 20 ns.

# TMS 4030 JL, NL; TMS 4030-1 JL, NL; TMS 4030-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES


timing diagram conventions		
	MEAN	
TIMING DIAGRAM SYMBOL	INPUT FORCING FUNCTIONS	OUTPUT RESPONSE FUNCTIONS
	Must be steady high or low	Will be steady high or low
	High-to-low changes permitted	Will be changing from high to low sometime during designated interval
	Low-to-high changes permitted	Will be changing from low to high sometime during designated interval
	Don't Care	State unknown or changing
	(Does not apply)	Center line is high-impedance off-state





75


48

## TMS 4030 JL, NL; TMS 4030-1 JL, NL; TMS 4030-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES









## TMS 4033 JL, NL; TMS 4034 JL, NL; TMS 4035 JL, NL 1024-WORD BY 1-BIT STATIC RANDOM-ACCESS MEMORIES

BULLETIN NO. DL-S 7512189, OCTOBER 1974-REVISED MAY 1975

16-PIN CERAMIC AND PLASTIC **DUAL-IN-LINE PACKAGES** 

- 1024 x 1-Bit Organization
- Static Operation (No Clocks, No Refresh)
- Input Interface

**Fully Decoded** 

TTL Compatible

Static Charge Protection

**Output Interface** 

3-State

Fan-out 1 Series 74 TTL Load

**OR-Tie Capability** 

Access Time

TMS 4033 JL, NL . . . 450 ns Max TMS 4034 JL, NL . . . 650 ns Max TMS 4035 JL, NL . . . 1000 ns Max

- Interchangeable with Intel 2102-1, 2102-2, and 2102 Respectively
- N-Channel Silicon-Gate Technology

#### (TOP VIEW) Α6 16 Α5 R/W 3 Α1 4 CE A2 5 DATA OUT АЗ DATA IN Α4 Vcc A0 8 GND

#### description

This series is a family of static random-access memories, each organized as 1024 one-bit words. Due to their static design, system overhead costs are minimized by elimination of refresh-clocking circuitry and by simplification of the timing requirements. In addition all inputs and outputs are fully compatible with Series 74 TTL, including the single 5-volt power supply. These memories are fabricated by means of the same technology employed with the TMS 4030 JL, NL 4K RAM — N-channel silicon-gate. This technology provides optimum chip density and performance when cost is considered. Three performance ranges allow the designer to better match the memory to the specific system requirements, thereby maximizing the cost/performance trade-off.

The TMS 4033, TMS 4034, and TMS 4035 are offered in 16-pin dual-in-line ceramic (JL suffix) and plastic (NL suffix) packages designed for insertion in mounting-hole rows on 300-mil centers. These devices are characterized for operation from 0°C to 70°C.

#### operation

### Addresses (A0-A9)

Address inputs are used to select individual storage locations within the RAM. Since the addresses are not latched, the address-valid time determines the cycle time during both the read and write cycle. Therefore, the address-valid time must be a minimum of 450 nanoseconds for the TMS 4033, 650 nanoseconds for the TMS 4034, and 1000 nanoseconds for the TMS 4035. The address inputs can be driven from standard Series 54/74 TTL with no external pull-up resistors.

# TMS 4033 JL, NL; TMS 4034 JL, NL; TMS 4035 JL, NL 1024-WORD BY 1-BIT STATIC RANDOM-ACCESS MEMORIES

#### operation (continued)

#### Chip Enable (CE)

The  $\overline{\text{CE}}$  input is used to enable the memory chip for a reading or writing operation. In a single-chip system, this pin can be hardwired to ground so that the chip is continuously enabled. For the read cycle, chip-enable low must extend past the address to ensure valid data for that address. Once the chip-enable goes high, the output buffer will immediately return to the high-impedance state. For the write cycle, chip-enable low must occur before the read/write input goes to the write state ensuring no ambiguity in the chip enabled for a particular write cycle. This input can be driven from Series 54/74 TTL with no external pull-up resistors.

#### Read/Write (R/W)


In the write mode prior to an address change,  $R/\overline{W}$  must be in the read state (high level) and must remain in that state for a minimum period to eliminate the possibility of data being written into an unwanted location. The read/write input is TTL compatible without external pull-up resistors.

#### Data In (DI)

The DI input accepts the input data during the write mode. During a write cycle, data must be valid for a minimum time period before the read/write input is brought to the read state ensuring that proper data will enter the location selected. To eliminate any data ambiguity, data must be held valid past the end of the write pulse.

#### Data Out (DO)

Data out is a three-state terminal controlled by the chip-enable input, which supplies output data during a read cycle. A high level on chip enable places the data-out terminal in the high-impedance state.



# TMS 4033 JL, NL; TMS 4034 JL, NL; TMS 4035 JL, NL 1024-WORD BY 1-BIT STATIC RANDOM-ACCESS MEMORIES

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\*

Supply voltage, V <sub>CC</sub> (see Note 1) .													-0.5 to 7 V
Input voltage (any input) (see Note 1)													−0.5 to 7 V
Continuous power dissipation													1 W
Operating free-air temperature range													$0^{\circ}$ C to $70^{\circ}$ C
Storage temperature range												-6	5°C to 150°C

NOTE 1: Voltage values are with respect to the ground terminal.

### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
High-level input voltage, VIH	2.2		Vcc	V
Low-level input voltage, VIL (see Note 2)	-0.3		0.65	V
Operating free-air temperature, TA	0		70	°C

NOTE 2: The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
VOH	High-level output voltage	$I_{OH} = -100  \mu A$ ,	V <sub>CC</sub> = 4.75 V	2.2			V
VOL	Low-level output voltage	I <sub>OL</sub> = 1.9 mA,	V <sub>CC</sub> = 5.25 V			0.45	V
Ĭį.	Input current	V <sub>I</sub> = 0 to 5.25 V				±10	μΑ
lozh	Off-state output current, high-level voltage applied	CE at 2.2 V,	V <sub>O</sub> = 4 V			10	μА
lozL	Off-state output current, low-level voltage applied	CE at 2.2 V,	V <sub>O</sub> = 0.45 V		-10	-100	μА
lcc	Supply current from V <sub>CC</sub>	V <sub>CC</sub> = 5.25 V, All inputs at 5.25 V	Data out open,		45	70	mA
Ci	Input capacitance	T <sub>A</sub> = 25°C,	f = 1 MHz		3	5	pF
Co	Output capacitance	T <sub>A</sub> = 25°C,	f = 1 MHz		7	10	pF

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25 $^{\circ}$ C.

#### conditions for testing timing requirements

Input high levels																					2.2 V
Input low levels																					0.65 V
Input rise and fall	tim	ies																			20 ns
Output load .												1	Se	ries	74	T	LI	oad	i, C	; L =	100 pF
All timing requires	mer	nts														50	% r	ooir	it o	fν	aveform


<sup>\*</sup>COMMENT: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied, Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# TMS 4033 JL, NL; TMS 4034 JL, NL; TMS 4035 JL, NL 1024-WORD BY 1-BIT STATIC RANDOM-ACCESS MEMORIES

read cycle timing requirements over recommended supply voltage range,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$  (unless otherwise noted)


		7	MS 403	3	7	MS 403	34	T	MS 403	15	UNIT
	PARAMETER	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	UNII
tc(rd)	Read cycle time	450			650			1000			ns
ta(ad)	Access time from address		300	450		450	650		500	1000	ns
t <sub>a</sub> (CE)	Access time from chip enable	-		200	ĺ		300			500	ns
t <sub>DV(ad)</sub>	Previous output data valid from address	50			50			50			ns
tpHZ or tpLZ	Output disable time from chip enable	0		200	0		200	0		200	ns

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25 $^{\circ}$ C.



write cycle timing requirements over recommended supply voltage range, TA = 0°C to 70°C

	PARAMETER	TMS	3 4033	TMS	4034	TMS	4035	
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>c(wr)</sub>	Write cycle time	450		650		1000		ns
tw(wr)	Write pulse width	250		400		750		ns
t <sub>su</sub> (ad)	Address setup time	150		200		200		ns
t <sub>su</sub> (CE)	Chip enable to write setup time	350		550		850		ns
t <sub>su</sub> (da)	Data-in to write setup time	300		450		800		ns
th(ad)	Address hold time	50		50		50		ns
th(da)	Data hold time	50		50		50		ns



# TMS 4036 JL, NL; TMS 4036-1 JL, NL; TMS 4036-2 JL, NL 64-WORD BY 8-BIT STATIC RANDOM-ACCESS MEMORIES

BULLETIN NO. DL-S 7512277, MAY 1975

- 64 x 8 Organization
- Static Operation (No Clocks, No Refresh)
- Compact 20-Pin 300-Mil Dual-in-Line Package
- 3 Performance Ranges:

	ACCESS	READ OR WRITE
	TIME	CYCLE
	(MAX)	(MIN)
TMS 4036	1000 ns	1000 ns
TMS 4036-1	650 ns	650 ns
TMS 4036-2	450 ns	450 ns

- Multiplexed Common Bus I/O
- Input Interface
   Fully Decoded

TTL Compatible

Static Charge Protection

- Output Interface
  - 3-State

Fan-Out 1 Series 74 TTL Load

**OR-Tie Capability** 

- Power Dissipation . . . 450 mW Maximum
- N-Channel Silicon-Gate Technology
- 8-Bit Word Length Ideal for Microprocessor-Based Systems

#### **DUAL-IN-LINE PACKAGES** (TOP VIEW) 1/07 0 20 1/06 2 0 Α5 0 19 1/05 0 AΩ 18 NC Α1 0 17 1/04 0 A2 16 OE ۵ GND 15 V<sub>CC</sub> A4 П 14 CE loi RW **A3** 13 1/00 0 12 1/03 10 🛭 11 1/02 1/01

20-PIN CERAMIC AND PLASTIC

### description

This series of static random-access memories is organized as 64 words of 8 bits. Data inputs and outputs are multiplexed on an 8-bit, bidirectional bus controlled by the combination of chip enable and output enable. Static design results in reduced overhead costs by elimination of refresh-clocking circuitry and by simplification of the timing requirements. In addition, all inputs and outputs are fully compatible with Series 74 TTL, including the single 5-volt power supply. The TMS 4036 series is manufactured using TI's reliable N-channel silicon-gate technology to optimize the cost/performance relationship. Readout is nondestructive and the output data polarity is not inverted from data-in.

The TMS 4036 is offered in compact 20-pin ceramic (JL suffix) and plastic (NL suffix) dual-in-line packages designed for insertion in mounting-hole rows on 300-mil centers. The series is guaranteed for operation from 0°C to 70°C.

#### operation

### addresses (A0-A5)

The 6-bit address selects one of 64 8-bit words. The address-valid time determines cycle time during both the read and write cycles. The address inputs can be driven directly from standard Series 54/74 TTL with no external pull-up resistors required.

# TMS 4036 JL, NL; TMS 4036-1 JL, NL; TMS 4036-2 JL, NL 64-WORD BY 8-BIT STATIC RANDOM-ACCESS MEMORIES

#### operation (continued)

### chip enable (CE)

The  $\overline{CE}$  terminal is used to enable a specific memory device. If  $\overline{CE}$  is low, the device is enabled for either a read or write cycle, depending on the state of the read/write and output-enable terminals. When  $\overline{CE}$  is high, the I/O buffers are in the high-impedance state.  $\overline{CE}$  may be driven from Series 74 TTL. For a more complete understanding of  $\overline{CE}$ , see the section on output enable.

### read/write (R/W)

The  $R/\overline{W}$  input must be high during read and low during write operations. Prior to an address change,  $R/\overline{W}$  must be in the read state and must remain in that state for a minimum period to eliminate the possibility of data being written into an unwanted position. The  $R/\overline{W}$  input is TTL-compatible and does not require external resistors.


#### output enable (OE)

The output enable terminal controls the I/O buffer and determines whether the bus is in an input or output mode. When OE is low, the I/O terminals are in the input configuration; when OE is high, the I/O terminals are in the output configuration. The read cycle and write cycle timing diagrams show in detail the relation between  $\overline{CE}$ , OE, and the other signals (refer to the function table). This input is also compatible with Series 74 TTL circuits.

#### input/output buffer (I/O0-I/O7)

Each of these terminals interface directly with the external data bus and have the capability of being both an input and an output buffer. These buffers are controlled by a combination of  $\overline{CE}$  and OE as described in the output enable section. Each buffer is three-state and fully TTL compatible, both as an input and an output.

## functional block diagram



# TMS 4036 JL, NL; TMS 4036-1 JL, NL; TMS 4036-2 JL, NL 64-WORD BY 8-BIT STATIC RANDOM-ACCESS MEMORIES

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\*

Supply voltage, V <sub>CC</sub> (see Not	es 1 and 2)										. $-0.5$ to 7 V
Input voltage (any input) (see											
Operating free-air temperature	e range										. 0°C to 70°C
Storage temperature range											-65°C to 150°C

#### NOTES:

#### recommended operating conditions

PARAMETER	7	MS 403	86	Т	MS 403	6-1	TN	ã-2		
PARAMETER	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.75	5	5.25	4.75	5	5.25	4.75	5	5.25	V
Supply voltage, VSS		0			0			0		V
High-level input voltage, VIH	2.2		Vcc	2.2		Vcc	2.2		Vсс	V
Low-level input voltage, VIL (see Note 3)	-0.3		8.0	-0.3		8.0	-0.3		8.0	V
Read cycle time, t <sub>c(rd)</sub>	1000			650			450			ns
Write cycle time, t <sub>c(wr)</sub>	1000			650			450			ns
Write pulse width, tw(wr)	500			300			200			ns
Address setup time, t <sub>su</sub> (ad)	450			300			200			ns
Chip-enable setup time, t <sub>su</sub> (CE)	700			500			400			ns
Data setup time, t <sub>su(da)</sub>	600			400			300			ns
Address hold time, th(ad)	50			50			50			ns
Data hold time, th(da)	50			50			50			ns
Operating free-air temperature, TA	0		70	0		70	0		70	°c

NOTE 3: The albegraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	MAX	UNIT
۷он	High-level output voltage	I <sub>OH</sub> = -100 μA,	V <sub>CC</sub> = 4.75 V	2.4		V
VOL	Low-level output voltage	I <sub>OL</sub> = 1.9 mA,	V <sub>CC</sub> = 4.75 V		0.4	V
ΉΗ	High-level input current into address, R/W, CE, or OE	V <sub>I</sub> = 5.25 V			10	μΑ
		V <sub>O</sub> = 5.25 V, <del>CE</del> at 5.25 V	OE at 0 V,		10	
I <sub>OZH</sub>	Off-state output current high-level voltage applied at I/O terminal	V <sub>O</sub> = 5.25 V, CE at 2.2 V	OE at 5.25 V,		10	μΑ
		V <sub>O</sub> = 5.25 V, CE at 0 V	OE at 0.8 V,		10	
	Off-state output current, low-level voltage	V <sub>O</sub> = 0 V, <del>CE</del> at 2.2 V	OE at 5.25 V,		-100	
IOZL	applied at I/O terminal	V <sub>O</sub> = 0 V, <del>CE</del> at 0 V	OE at 0.8 V,		-100	μΑ
Icc	Supply current from V <sub>CC</sub>				85	mA
Ci	Input capacitance	f = 1 MHz,	T <sub>A</sub> = 25°C		10	pF
C <sub>i/o</sub>	I/O terminal capacitance	f = 1 MHz,	T <sub>A</sub> = 25°C		. 20	pF

<sup>1.</sup> Voltage values are with respect to the ground terminal.

<sup>2.</sup> For all combinations of inputs, the I/O lines may be shorted to V<sub>SS</sub> or V<sub>CC</sub> for a period not to exceed five milliseconds.

<sup>\*</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


## TMS 4036 JL, NL; TMS 4036-1 JL, NL; TMS 4036-2 JL, NL 64-WORD BY 8-BIT STATIC RANDOM-ACCESS MEMORIES

switching characteristics over recommended supply voltage ranges,  $T_A = 0^{\circ} C$  to  $70^{\circ} C$ 

		TM	IS 403	36	TM	S 4036	-1	т	MS 403	36-2	
	PARAMETER	MIN 7	TYP <sup>†</sup>	MAX	MIN	TYP	MAX	MIN	TYP <sup>†</sup>	MAX	UNIT
ta(ad)	Access time from address			1000			650			450	ns
ta(CE)	Access time from chip enable			200			190			180	ns
ta(OE)	Access time from output enable			200			190			180	ns
tPXZ	Output disable time from chip enable	0	60	200	0	60	200	0	60	200	ns
tPXZ	Output disable time from output enable (see Note 4)	0	60	200	0	60	200	0	60	200	ns

NOTE 4: This parameter defines the delay for the I/O bus to enter the input mode.

### read cycle timing



575

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_{A} = 25^{\circ}$ C.

## TMS 4039 JL, NL; TMS 4039-1 JL, NL; TMS 4039-2 JL, NL 256-WORD BY 4-BIT STATIC RANDOM-ACCESS MEMORIES

А3

Α2 2

Α1

A0 4

Α5

Α7

GND

DI1

DO1

DI2

3 0

5

7 0

10 lo

11

0 8

0

BULLETIN NO. DL-S 7512271, MAY 1975

22 Vcc Α4

21

20

19 CE1

18

17 CE<sub>2</sub>

0

16 DO4

0 15 DI4

14 DO3

0 13 D13

R/W

ŌE

DO2

22-PIN CERAMIC AND PLASTIC **DUAL-IN-LINE PACKAGES** 

(TOP VIEW)

- 256 x 4 Organization
- Static Operation (No Clocks, No Refresh)
- 3 Performance Ranges:

	ACCESS	READ OR WRITE
	TIME	CYCLE
	(MAX)	(MIN)
TMS 4039	1000 ns	1000 ns
TMS 4039-1	650 ns	650 ns
TMS 4039-2	450 ns	450 ns

Input Interface

**Fully Decoded** 

TTL-Compatible

Static Charge Protection

**Output Interface** 

Two Chip-Enable Inputs for OR-Tie Capability

Fan-out to 1 Series 74 TTL Load

3-State Outputs and Output Enable Control

for Common I/O Data Bus Systems

- Power Dissipation . . . 175 mW Typical
- Organized for Microprocessor-Based Systems
- Interchangeable with Intel 2101, 2101-2, and 2101-1, Respectively

### description

This series of static random-access memories is organized as 256 words of 4 bits. Static design results in reduced overhead costs by elimination of refresh-clocking circuitry and by simplification of timing requirements. All inputs and outputs are fully compatible with Series 74 TTL, including the single 5-volt power supply. The TMS 4039 series is manufactured using TI's reliable N-channel enhancement-type silicon-gate technology to optimize the cost/performance relationship. Readout is nondestructive and output data is not inverted from data in.

The TMS 4039 series is offered in 22-pin dual-in-line ceramic (JL suffix) and plastic (NL suffix) packages designed for insertion in mounting-hole rows on 400-mil centers. The series is characterized for operation from 0°C to 70°C.

#### operation

#### addresses (A0-A7)

The eight address inputs select one of 256 4-bit words. The address inputs can be driven directly from standard Series 54/74 TTL with no external pull-up resistors.

### chip enable (CE1 and CE2)

To enable the device, CE1 must be low and CE2 must be high. The two chip-enable terminals can be driven from a common source with an inverter or either terminal can be hard wired to its enabled level. When the memory is disabled, data cannot be entered and the outputs are in the high-impedance state.

# TMS 4039 JL, NL; TMS 4039-1 JL, NL; TMS 4039-2 JL, NL 256-WORD BY 4-BIT STATIC RANDOM-ACCESS MEMORIES

#### operation (continued)

#### read/write (R/W)

The  $R\overline{W}$  input must be high during read and low during write operations. Prior to an address change,  $R\overline{W}$  must be in the read state and must remain in that state for a minimum period to eliminate the possibility of data being written into an unwanted position. The  $R\overline{W}$  input is TTL-compatible and does not require external resistors.

#### output enable (OE)

The output enable must be low to read for when it is high the outputs are in the high-impedance state useful for OR-ties or common input/output operation. When the device is not used in the common-input/output configuration, the output enable terminal can be hard wired low.


#### data in (DI1-DI4)

The DI inputs accept input data during a write operation. During a write cycle, data must be set up a minimum time before  $R\overline{M}$  goes to the read state (high) to ensure that correct data will enter the addressed memory cell. Also, input data must be held valid a minimum time after the rise of  $R/\overline{M}$ .

#### data out (DO1-DO4)

Data out is a three-state terminal controlled by  $\overline{OE}$ ,  $\overline{CE}1$ , and  $\overline{CE}2$ . To read data,  $\overline{CE}1$  and  $\overline{OE}$  must be low with  $\overline{CE}2$  high. When  $\overline{OE}$  or  $\overline{CE}1$  goes high or  $\overline{CE}2$  goes low, the output terminals are forced to the high-impedance state.

#### functional block diagram



# TMS 4039 JL, NL; TMS 4039-1 JL, NL; TMS 4039-2 JL, NL 256-WORD BY 4-BIT STATIC RANDOM-ACCESS MEMORIES

absolute maximum ratings over opera	tin	g f	ree	-ai	r te	emp	per	atı	ıre	rai	nge	(u	nle	ess	otł	ıer	wis	e r	ot	ed)	*	
Supply voltage, V <sub>CC</sub> (see Note 1)																						–0.5 to 7 V
Input voltage (any input) (see Note 1)																						−0.5 to 7 V
Continuous power dissipation																						1 W
Operating free-air temperature range																						0°C to 70°C
Storage temperature range																						

NOTE 1: Voltage values are with respect to the ground terminal.

### recommended operating conditions

PARAMETER	TM	IS 4039	TM	IS 4039-1	TM	UNIT	
PARAMETER	MIN	XAM MOV	MIN	NOM MAX	MIN	NOM MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5 5.25	4.75	5 5.25	4.75	5 5.25	>
High-level input voltage, V <sub>IH</sub>	2.2	Vcc	2.2	Vcc	2.2	Vcc	V
Low-level input voltage, VIL (see Note 2)	0.5	0.65	-0.5	0.65	-0.5	0.65	V
Read cycle time, t <sub>c(rd)</sub>	1000		650		450		ns
Write cycle time, t <sub>C</sub> (wr)	1000		650		450		ns
Write pulse width, t <sub>W(wr)</sub>	800		450		300		ns
Address setup time, t <sub>su(ad)</sub>	150		150		100		ns
Chip-enable setup time, t <sub>su(CE)</sub>	900		550		400		ns
Data setup time, t <sub>su</sub> (da)	700		400		280		ns
Address hold time, th(ad)	50		50		50		ns
Data hold time, th(da)	100		100		100		ns
Operating free-air temperature, TA	0	70	0	70	0	70	°C

NOTE 2: The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only. electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output voltage	$I_{OH} = -150 \mu\text{A}$	V <sub>CC</sub> = 4.75 V	2.2			V
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA,	V <sub>CC</sub> = 5.25 V			0.45	V
l <sub>j</sub>	Input current	V <sub>I</sub> = 0 to 5.25 V				±10	μА
lozh	Off-state output current, high-level voltage applied	CE at 2.2 V,	V <sub>O</sub> = 4 V			15	μА
IOZL	Off-state output current, low-level voltage applied	CE at 2.2 V,	V <sub>O</sub> = 0.45 V			-50	μА
Icc	Supply current from V <sub>CC</sub>	V <sub>CC</sub> = 5.25 V, I <sub>O</sub> = 0 mA	$T_A = 25^{\circ}C$ $T_A = 0^{\circ}C$			60 70	mA
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz	T <sub>A</sub> = 25°C,		4	8	pF
c <sub>o</sub>	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz	T <sub>A</sub> = 25°C,		8	12	pF

<sup>&</sup>lt;sup>†</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ} \text{C}$ .


# switching characteristics over recommended supply voltage range, $T_A = 0^{\circ} C$ to $70^{\circ} C$ , 1 Series 74 TTL load, $C_L = 100 \text{ pF}$

PARAMETER	TMS 4039	TMS 4039-1	TMS 4039-2	UNIT
PARAMETER	MIN MAX	MIN MAX	MIN MAX	UNII
ta(ad) Access time from address	1000	650	450	ns
ta(CE) Access time from chip enable CE1 or CE2	800	400	350	ns
ta(OE) Access time from output enable	700	350	300	ns
tDV(ad) Previous output data valid after address change	40	40	40	ns
tpxz Output disable time from output enable (see Note 3)	0 200	0 150	0 150	ns


NOTE 3: With the outputs OR-tied to the inputs, this parameter defines the delay for the I/O bus to enter the input mode.

<sup>\*</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# TMS 4039 JL, NL; TMS 4039-1 JL, NL; TMS 4039-2 JL, NL 256-WORD BY 4-BIT STATIC RANDOM-ACCESS MEMORIES



#### write cycle timing



NOTE: For measuring timing requirements and characteristics,  $V_{IH} = 2.2 \text{ V}$ ,  $V_{IL} = 0.65 \text{ V}$ ,  $t_r = t_f = 20 \text{ ns}$  and all timing points are 50% points.

# TMS 4042 JL, NL; TMS 4042-1 JL, NL; TMS 4042-2 JL, NL 256-WORD BY 4-BIT STATIC RANDOM-ACCESS MEMORIES

BULLETIN NO. DL-S 7512269, MAY 1975

- 256 x 4 Organization
- Common I/O
- 18-Pin Package
- Static Operation (No Clocks, No Refresh)
- 3 Performance Ranges:

	ACCESS	READ OR WRITE
	TIME	CYCLE
	(MAX)	(MIN)
TMS 4042	1000 ns	1000 ns
TMS 4042-1	650 ns	650 ns
TMS 4042-2	450 ns	450 ns

Input Interface

**Fully Decoded** 

TTL-Compatible

Static Charge Protection

Output Interface

Two Chip-Enable Inputs for OR-Tie Capability Fan-out to 1 Series 74 TTL Load

3-State Outputs and Output Enable Control for Common I/O Data Bus Systems

- Power Dissipation . . . 175 mW Typical
- Organized for Microprocessor-Based Systems
- Interchangeable with Intel 2111, 2111-2, and 2111-1, Respectively

## description

This series of static random-access memories is organized as 256 words of 4 bits. Static design results in reduced overhead costs by elimination of refresh-clocking circuitry and by simplification of timing requirements. The use of common input/output terminals, controlled by the chip enable and output enable terminals, allows the use of an 18-pin package and saves board space in comparison to the TMS 4039. The common input/outputs are fully compatible with Series 74 TTL. The device requires a single 5-volt power supply. The TMS 4042 series is manufactured using TI's reliable N-channel enhancement-type silicon-gate technology to optimize the cost/performance relationship. Readout is nondestructive and output data is not inverted from data in.

The TMS 4042 series is offered in 18-pin dual-in-line ceramic (JL suffix) and plastic (NL suffix) packages designed for insertion in mounting-hole rows on 300-mil centers. The series is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

### operation

575


#### addresses (A0-A7)

The eight address inputs select one of 256 4-bit words. The address inputs can be driven directly from standard Series 54/74 TTL with no external pull-up resistors.

#### chip enable 1 and chip enable 2 (CE1 and CE2)

To enable the device,  $\overline{CE}1$  and  $\overline{CE}2$  must be low. The two chip-enable terminals can be driven from a common source or either terminal can be hard wired low. When the memory is disabled, data cannot be entered and the outputs are in the high-impedance state.

18-PIN CERAMIC AND PLASTIC DUAL-IN-LINE PACKAGES (TOP VIEW)



# TMS 4042 JL, NL; TMS 4042-1 JL, NL; TMS 4042-2 JL, NL 256-WORD BY 4-BIT STATIC RANDOM-ACCESS MEMORIES

#### operation (continued)

#### read/write (R/W)

The  $R/\overline{W}$  input must be high during read and low during write operations. Prior to an address change,  $R/\overline{W}$  must be in the read state and must remain in that state for a minimum period to eliminate the possibility of data being written into an unwanted position. The  $R/\overline{W}$  input is TTL-compatible and does not require external resistors.

#### output enable (OE)


The output enable must be low to read for when it is high the outputs are in the high-impedance state.

#### input/output (I/O1-I/O4)

The common input/output terminals are used for both read and write operations. During a write cycle, data must be set up a minimum time before  $R/\overline{W}$  goes to the read state (high) to ensure that correct data will enter the addressed memory cell. Also, input data must be held valid a minimum time after the rise of  $R/\overline{W}$ .

The output buffers are three-state and are controlled by  $\overline{OE}$ ,  $\overline{CE}1$ , and  $\overline{CE}2$ . The input buffers are controlled by  $R/\overline{W}$ ,  $\overline{CE}1$ , and  $\overline{CE}2$ . To read data,  $\overline{CE}1$ ,  $\overline{CE}2$ , and  $\overline{OE}$  must be low. If any one of these three inputs goes to the high level, the output terminals are forced to the high-impedance state. The common I/O terminals can be driven directly by Series 74 TTL and the buffers can drive Series 74 TTL circuits without external resistors.

#### functional block diagram



# TMS 4042 JL, NL; TMS 4042-1 JL, NL; TMS 4042-2 JL, NL 256-WORD BY 4-BIT STATIC RANDOM-ACCESS MEMORIES

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\*

Supply voltage, V <sub>CC</sub> (see Note 1) .											−0.5 to 7 V
Input voltage (any input) (see Note 1)											-0.5 to 7 V
Continuous power dissipation											1 W
Operating free-air temperature range .											0°C to 70°C
Storage temperature range											65°C to 150°C

NOTE 1: Voltage values are with respect to the ground terminal,

### recommended operating conditions

PARAMETER	TN	TN	1S 4042-1	TN				
PARAIVIETER	MIN	NOM MAX	MIN	NOM MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5 5.25	4.75	5 5.25	4.75	5	5.25	V
High-level input voltage, VIH	2.2	Vcc	2.2	Vcc	2.2		Vcc	V
Low-level input voltage, VIL (see Note 2)	-0.5	0.65	-0.5	0.65	-0.5		0.65	V
Read cycle time, t <sub>c(rd)</sub>	1000		650		450			ns
Write cycle time, t <sub>C(wr)</sub>	1000		650		450			ns
Write pulse width, t <sub>W</sub> (wr)	800		450		300			ns
Address setup time, t <sub>su</sub> (ad)	150		150		100			ns
Chip enable setup time, t <sub>su</sub> (CE)	900		550		400			ns
Data setup time, t <sub>su(da)</sub>	700		400		280			ns
Address hold time, th(ad)	50		50		50			ns
Data hold time, th(da)	100		100		100			ns
Operating free-air temperature, TA	0	70	0	70	0		70	°C

NOTE 2: The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = -150 μA,	V <sub>CC</sub> = 4.75 V	2.2			V
VoL	Low-level output voltage	I <sub>OL</sub> = 2 mA,	V <sub>CC</sub> = 5.25 V			0.45	V
I <sub>1</sub>	Input current	V <sub>I</sub> = 0 to 5.25 V				±10	μΑ
lozh	Off-state output current, high-level voltage applied	CE at 2.2 V,	V <sub>O</sub> = 4 V			15	μА
lozL	Off-state output current, low-level voltage applied	CE at 2.2 V,	V <sub>O</sub> = 0.45 V			-50	μΑ
<sup>I</sup> CC	Supply current from V <sub>CC</sub>	$V_{CC} = 5.25 \text{ V},$ $I_{O} = 0 \text{ mA}$	$T_A = 25^{\circ}C$ $T_A = 0^{\circ}C$			60 70	mA
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz	T <sub>A</sub> = 25°C,		4	8	pF
Со	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz	T <sub>A</sub> = 25°C,		10	15	pF

 $<sup>^{\</sup>dagger}$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ} \text{C}$ .

<sup>\*</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.


# TMS 4042 JL, NL; TMS 4042-1 JL, NL; TMS 4042-2 JL, NL 256-WORD BY 4-BIT STATIC RANDOM-ACCESS MEMORIES

switching characteristics over recommended supply voltage range,  $T_A = 0^{\circ}$ C to  $70^{\circ}$ C, 1 Series 74 TTL load,  $C_L = 100 \text{ pF}$ 

	PARAMETER	TMS 4042	TMS 4042-1	TMS 4042-2	UNIT
	PARAMETER	MIN MAX	MIN MAX	MIN MAX	ן ייאיס ך
ta(ad)	Access time from address	1000	650	450	ns
ta(CE)	Access time from chip enable CE1 or CE2	800	400	350	ns
ta(ŌĒ)	Access time from output enable	700	350	300	ns
tDV(ad)	Previous output data valid after address change	40	40	40	ns
tPXZ	Output disable time from output enable (see Note 3)	0 200	0 150	0 150	ns

NOTE 3: This parameter defines the delay for the I/O bus to enter the input mode.

### read cycle timing



NOTE: For measuring timing requirements and characteristics, V<sub>IH</sub> = 2.2 V, V<sub>IL</sub> = 0.65 V,  $t_r = t_f = 20$  ns and all timing points are 50% points.

DATA VALID

INPUT/OUTPUT, I/O1-I/O4

# TMS 4043 JL, NL; TMS 4043-1 JL, NL; TMS 4043-2 JL, NL 256-WORD BY 4-BIT STATIC RANDOM-ACCESS MEMORIES

BULLETIN NO. DL-S 7512270, MAY 1975

16 VCC

R/W

13 CE

12 1/04

11 1/03

10

1/02

1/01

15

14

16-PIN CERAMIC AND PLASTIC DUAL-IN-LINE PACKAGES

(TOP VIEW)

2

3

4

5

6

A7 7

10

Α1

A0

GND 8

- 256 x 4 Organization
- Common I/O
- 16-Pin Package
- Static Operation (No Clocks, No Refresh)
- 3 Performance Ranges:

	ACCESS	READ OR WRITE
	TIME	CYCLE
	(MAX)	(MIN)
TMS 4043	1000 ns	1000 ns
TMS 4043-1	650 ns	650 ns
TMS 4043-2	450 ns	450 ns

Input Interface

**Fully Decoded** 

TTL-Compatible

Static Charge Protection

Output Interface

Chip-Enable Input and 3-State Outputs for OR-Tie Capability in Common I/O Data Bus Systems

Fan-out to 1 Series 74 TTL Load

- Power Dissipation . . . 175 mW Typical
- Organized for Microprocessor-Based Systems
- TMS 4043 and TMS 4043-1 Are Interchangeable with Intel 2112 and 2112-2, Respectively

## description

This series of static random-access memories is organized as 256 words of 4 bits. Static design results in reduced overhead costs by elimination of refresh-clocking circuitry and by simplification of timing requirements. The use of common input/output terminals, controlled by the chip enable and read/write terminals, allows the use of a 16-pin package and saves board space in comparison to the TMS 4039 or TMS 4042. The common input/outputs are fully compatible with Series 74 TTL. The device requires a single 5-volt power supply. The TMS 4043 series is manufactured using TI's reliable N-channel enhancement-type silicon-gate technology to optimize the cost/performance relationship. Readout is nondestructive and output data is not inverted from data in.

The TMS 4043 series is offered in 16-pin dual-in-line ceramic (JL suffix) and plastic (NL suffix) packages designed for insertion in mounting-hole rows on 300-mil centers. The series is characterized for operation from 0°C to 70°C.

### operation

### addresses (A0-A7)

The eight address inputs select one of 256 4-bit words. The address inputs can be driven directly from standard Series 54/74 TTL with no external pull-up resistors.

#### chip enable (CE)

To enable the device,  $\overline{CE}$  must be low. When the memory is disabled, data cannot be entered and the outputs are in the high-impedance state.



# TMS 4043 JL, NL; TMS 4043-1 JL, NL; TMS 4043-2 JL, NL 256-WORD BY 4-BIT STATIC RANDOM-ACCESS MEMORIES

### operation (continued)

#### read/write (R/W)


The  $R\overline{W}$  input must be high during read and low during write operations. Prior to an address change,  $R\overline{W}$  must be in the read state and must remain in that state for a minimum period to eliminate the possibility of data being written into an unwanted position. The  $R\overline{W}$  input is TTL-compatible and does not require external resistors.

#### input/output (I/O1-I/O4)

The common input/output terminals are used for both read and write operations. During a write cycle, data must be set up a minimum time before  $R/\overline{W}$  goes to the read state (high) to ensure that correct data will enter the addressed memory cell. Also, input data must be held valid a minimum time after the rise of  $R/\overline{W}$ .

The output buffers are three-state and they are controlled by  $\overline{\text{CE}}$  and  $\overline{\text{R/W}}$ . If  $\overline{\text{CE}}$  goes high or  $\overline{\text{R/W}}$  goes low, the output terminals are forced to the high-impedance state. The input buffers are also controlled by  $\overline{\text{CE}}$  and  $\overline{\text{R/W}}$ . To read data,  $\overline{\text{CE}}$  must be low and  $\overline{\text{R/W}}$  high. The common I/O terminals can be driven directly by Series 74 TTL and the buffers can drive Series 74 TTL circuits without external resistors.

#### functional block diagram



## TMS 4043 JL, NL; TMS 4043-1 JL, NL; TMS 4043-2 JL, NL 256-WORD BY 4-BIT STATIC RANDOM-ACCESS MEMORIES

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\*

Supply voltage, V <sub>CC</sub> (see Note 1)												-0.5 to 7 V
Input voltage (any input) (see Note 1)												−0.5 to 7 V
Continuous power dissipation												1 W
Operating free-air temperature range												0°C to 70°C
Storage temperature range											_	65°C to 150°C

NOTE 1: Voltage values are with respect to the ground terminal.

### recommended operating conditions

PARAMETER	TN	AS 4043	TM	S 4043-1	TN	UNIT	
PARAMETER	MIN	NOM MAX	MIN	NOM MAX	MIN	NOM MAX	וואט
Supply voltage, V <sub>CC</sub>	4.75	5 5.25	4.75	5 5.25	4.75	5 5.25	V
High-level input voltage, VIH	2.2	Vcc	2.2	Vcc	2.2	Vcc	V
Low-level input voltage, VIL (see Note 2)	-0.5	0.65	-0.5	0.65	-0.5	0.65	V
Read cycle time, t <sub>c</sub> (rd)	1000		650		450	)	ns
Write cycle time, t <sub>c</sub> (wr)	1000		650		450		ns
Address setup time, t <sub>su(ad)</sub>	150		100		50		ns
Chip-enable setup time, t <sub>su</sub> (CE)	0		0		0		ns
Data setup time, t <sub>su(da)</sub>	600		300		150		ns
Address hold time, th(ad)	50		50		50		ns
Chip-enable hold time, th(CE)	0		0		0		ns
Data hold time, th(da)	100		50		50	1	ns
Operating free-air temperature, TA	0	70	0	70	0	70	°c

NOTE 2: The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST COM	NDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage	$I_{OH} = -150 \mu\text{A}$	V <sub>CC</sub> = 4.75 V	2.2			V
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA,	V <sub>CC</sub> = 5.25 V			0.45	V
11	Input current	V <sub>I</sub> = 0 to 5.25 V				±10	μА
lozh	Off-state output current, high-level voltage applied	CE at 2.2 V,	V <sub>O</sub> = 4 V			15	μА
I <sub>OZL</sub>	Off-state output current, low-level voltage applied	CE at 2.2 V,	V <sub>O</sub> = 0.45 V			50	μА
Icc	Supply current from V <sub>CC</sub>	V <sub>CC</sub> = 5.25 V, I <sub>O</sub> = 0 mA	$T_A = 25^{\circ}C$ $T_A = 0^{\circ}C$			60 70	mA
Ci	Input capacitance	V <sub>I</sub> = 0 V, f = 1 MHz	T <sub>A</sub> = 25°C,		4	8	pF
Со	Output capacitance	V <sub>O</sub> = 0 V, f = 1 MHz	T <sub>A</sub> = 25°C,		10	15	pF

 $<sup>^{\</sup>dagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}$ C.

<sup>\*</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# TMS 4043 JL, NL; TMS 4043-1 JL, NL; TMS 4043-2 JL, NL 256-WORD BY 4-BIT STATIC RANDOM-ACCESS MEMORIES

switching characteristics over recommended supply voltage range,  $T_A = 0^{\circ}$ C to  $70^{\circ}$ C, 1 Series 74 TTL load,  $C_I = 100 \text{ pF}$ 

	DADAMETER	TMS	4043	TMS	1043-1	TMS 4	I	
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
ta(ad)	Access time from address		1000		650		450	ns
ta(CE)	Access time from chip enable		800		500		350	ns
tDV(ad	Previous output data valid after address change	40		40		40		ns
tPXZ	Output disable time from chip enable (see Note 3)	0	200	0	150	0	150	ns
tPXZ	Output disable time from read/write (see Note 3)		200		200		200	ns

NOTE 3: This parameter defines the delay for the I/O bus to enter the input mode.

#### read cycle timing

ADDRESS, A0-A7

ADDRESS VALID

CHIP ENABLE, CE  $t_{a(\overline{CE})}$   $t_{a(ad)}$   $t_{a(ad)}$ INPUT/OUTPUT, I/O1-I/O4

### write cycle timing

NOTE: For measuring timing requirements and characteristics,  $V_{1H} = 2.2 \text{ V}$ ,  $V_{1L} = 0.65 \text{ V}$ ,  $t_r = t_f = 20 \text{ ns}$  and all timing points are 50% points.

## TMS 4050 JL, NL; TMS 4050-1 JL, NL; TMS 4050-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES


BULLETIN NO. DL-S 7512242, FEBRUARY 1975-REVISED MAY 1975

- 4096 x 1 Organization
- 18-Pin 300-Mil Package Configuration
- Multiplexed Data Input/Output
- 3 Performance Ranges:

	-		KEAD,
		READ OR	MODIFY
	ACCESS	WRITE	WRITE
	TIME	CYCLE	CYCLE
	(MAX)	(MIN)	(MIN)
TMS 4050	300 ns	470 ns	730 ns
TMS 4050-1	250 ns	430 ns	660 ns
TMS 4050-2	200 ns	400 ns	600 ns

- Full TTL Compatibility on All Inputs (No Pull-up Resistors Needed)
- Registers for Addresses Provided on Chip
- Open-Drain Output Buffer
- Single Low-Capacitance Clock
- Low-Power Dissipation
  - 420 mW Operating (Typical)
  - 0.1 mW Standby (Typical)
- N-Channel Silicon-Gate Technology

#### 18-PIN CERAMIC AND PLASTIC **DUAL-IN-LINE PACKAGES** (TOP VIEW)



## description

The TMS 4050 series is composed of high-speed dynamic 4096-bit MOS random-access memories, organized as 4096 one-bit words. N-channel silicon-gate technology is employed to optimize the speed/power/density trade-off. Three performance options are offered: 300 ns access for the TMS 4050, 250 ns access for the TMS 4050-1, and 200 ns for TMS 4050-2. These options allow the system designer to more closely match the memory performance to the capability of the arithmetic processor.

All inputs except the chip enable are fully TTL-compatible and require no pull-up resistors. The input buffers allow a minimum 200 mV noise margin when driven by a series 74 TTL device. The TTL-compatible open-drain buffer is guaranteed to drive 1 series 74 TTL gate. The low capacitance of the address and control inputs precludes the need for specialized drivers. The TMS 4050 series uses only one clock (chip enable) to simplify system design. The lowcapacitance chip-enable input requires a positive voltage swing (12 volts), which can be driven by a variety of widely available drivers. The data input and output are multiplexed to facilitate compatibility with a common bus system. A 12 line address is available, which minimizes external control logic and optimizes system performance.

The typical power dissipation of these RAM's is 420 mW active and 0.1 mW standby. To retain data only 6 mW average power is required, which includes the power consumed to refresh the contents of the memory.

The TMS 4050 series is offered in both 18-pin ceramic (JL suffix) and plastic (NL suffix) dual-in-line packages. The series is guaranteed for operation from 0°C to 70°C. Packages are designed for insertion in mounting hole rows on 300-mil centers.

#### operation

#### chip enable (CE)

A single external clock input is required. All read, write, and read, modify write operations take place when the chip enable input is high. When the chip enable is low, the memory is in the low-power standby mode and is not selected. No read/write operations can take place during the standby mode because the chip is deselected and is automatically precharging,

# TMS 4050 JL, NL; TMS 4050-1 JL, NL; TMS 4050-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

#### operation (continued)

#### mode select (R/W)

The read or write mode is selected through the read/write  $(R/\overline{W})$  input. A logic high on the  $R/\overline{W}$  input selects the read mode and a logic low selects the write mode. The read/write terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected and the data output is disabled when the write mode is selected.

#### address (A0-A11)

All addresses must be stable on or before the rising edge of the chip-enable pulse. All address inputs can be driven from standard TTL circuits without pull-up resistors. Address registers are provided on chip to reduce overhead and simplify system design.

#### data input/output (I/O)

Data input and output are multiplexed on a common input/output terminal, which is controlled by the  $R/\overline{W}$  input. Data is written during a write or read, modify write cycle while the chip enable is high. The I/O terminal requires connection to an external pull-up resistor since the output buffer has an open-drain configuration. The open-drain output buffer provides direct TTL sink compatibility with a fan-out of one Series 74 TTL gate. A low logic level results from conduction in the open-drain output buffer while a high level occurs with the buffer in its high-impedance state. Data written into the memory is read out in its true form.

#### refresh


Refresh of the cell matrix is accomplished by performing a memory cycle at each of the 64 row addresses (A0 through A5) every 2 milliseconds or less. Addressing any row refreshes all 64 bits in that row. The column addresses (A6 through A11) can be indeterminate during refresh.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VDD (see Note 1)															-0.3 to 20 V
Supply voltage, VSS (see Note 1)															-0.3 to 20 V
All input voltages (see Note 1) .															-0.3 to 20 V
Chip-enable voltage (see Note 1).															-0.3 to 20 V
Output voltage (operating, with res	spe	ct 1	to ۱	Vs:	s)										2 to 7 V
Operating free-air temperature rang	ge				٠.										0°C to 70°C
Storage temperature range															

NOTE: 1. Under absolute maximum ratings, voltage values are with respect to the most-negative supply voltage, VBB (substrate), unless otherwise noted. Throughout the remainder of this data sheet, voltage values are with respect to VSS.

#### functional block diagram



# TMS 4050 JL, NL; TMS 4050-1 JL, NL; TMS 4050-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

### recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>	11.4	12	12.6	V
Supply voltage, VSS		0		V
Supply voltage, V <sub>BB</sub>	-4.5	-5	5.5	V
High-level input voltage, VIH (all inputs except chip enable)	2.2		5.5	V
High-level chip enable input voltage, VIH(CE)	V <sub>DD</sub> −0.6		V <sub>DD</sub> +1	V
Low-level input voltage, V <sub>IL</sub> (all inputs except chip enable) (see Note 2)	-0.6		0.6	V
Low-level chip enable input voltage, VIL(CE) (see Note 2)	-1		0.6	V
Refresh time, t <sub>refresh</sub>			2	ms
Operating free-air temperature, TA	0		70	°C

NOTE 2: The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions, $T_A = 0^{\circ}C$ to $70^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VoH	High-level output voltage	$t_a$ = guaranteed maxi $R_1$ = 2.2 k $\Omega$ to 5.5 \		2.4			V
VOL	Low-level output voltage	Load = 1 Series 74 T		VSS		0.4	V
loL	Low-level output current	t <sub>a</sub> = guaranteed maxi C <sub>L</sub> = 50 pF,	mum access time, VOL = 0.4 V	5			mA
ų	Input current (all inputs including I/O except chip enable)	V <sub>1</sub> = -0.6 to 5.5 V				10	μА
I(CE)	Chip enable input current	V <sub>I</sub> = -1 to 13.2 V				10	μА
			TMS4050		35	60	
$I_{DD}$	Supply current from V <sub>DD</sub>	V <sub>IH(CE)</sub> = 13.2 V	TMS4050-1		35	60	mA
			TMS4050-2		35	70	1
I <sub>DD</sub>	Supply current from V <sub>DD</sub> , standby	VIL(CE) = 0.6 V			10	200	μА
	A		TMS 4050		32		
IDD(av)	Average supply current from V <sub>DD</sub>		TMS 4050-1		35		mA
	during read or write cycle	Minimum cycle	TMS 4050-2		38		
	A	timing	TMS 4050		32		
IDD(av)	Average supply current from V <sub>DD</sub>		TMS 4050-1		35		mA
	during read, modify write cycle		TMS 4050-2		38		1
IBB	Supply current from V <sub>BB</sub>	V <sub>BB</sub> = -5.5 V, V <sub>SS</sub> = 0 V	V <sub>DD</sub> = 12.6 V,		5	100	μА

 $<sup>^{\</sup>dagger}$  All typical values are at  $T_{A} = 25^{\circ}$  C.

# capacitance at V<sub>DD</sub> = 12 V, V<sub>SS</sub> = 0 V, V<sub>BB</sub> = -5 V, V<sub>I(CE)</sub> = 0 V, V<sub>I</sub> = 0 V, f = 1 MHz, T<sub>A</sub> = $0^{\circ}$ C to $70^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
C <sub>i(ad)</sub>	Input capacitance address inputs		1	5	7	pF
C <sub>i(CE)</sub>	Input capacitance clock input	V <sub>I(CE)</sub> = 12 V	1	24	28	pF
		V <sub>I(CE)</sub> = 0 V		29	33	
C <sub>i(R/W)</sub>	Input capacitance read/write input			5	7	pF
C(1/O)	I/O terminal capacitance			7	9	pF

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25^{\circ}$ C.

# TMS 4050 JL, NL; TMS 4050-1 JL, NL; TMS 4050-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

## read cycle timing requirements over recommended supply voltage range, $T_A = 0^{\circ} C$ to $70^{\circ} C$

	DADAMETED	TMS 4050	TMS 4050-1	TMS 4050-2	
PARAMETER		MIN MAX	MIN MAX	MIN MAX	UNIT
tc(rd)	Read cycle time	470	430	400	ns
tw(CEH)	Pulse width, chip enable high	300 4000	260 4000	230 4000	ns
tw(CEL)	Pulse width, chip enable low	130	130	130	ns
tr(CE)	Chip-enable rise time	40	40	40	ns
tf(CE)	Chip-enable fall time	40	40	40	ns
t <sub>su</sub> (ad)	Address setup time	01	0↑	01	ns
t <sub>su(rd)</sub>	Read setup time	01	0↑	0↑	ns
th(ad)	Address hold time	150↑	150↑	150↑	ns
th(rd)	Read hold time	40↓	40↓	40↓	ns

 $<sup>\</sup>uparrow\downarrow$  The arrow indicates the edge of the chip-enable pulse used for reference:  $\uparrow$  for the rising edge,  $\downarrow$  for the falling edge.

## read cycle switching characteristics over recommended supply voltage range, $T_{\Delta} = 0^{\circ} C$ to $70^{\circ} C$

	PARAMETER		TMS 4050-1	TMS 4050-2	
FARAWEIER		MIN MAX	MIN MAX	MIN MAX	UNIT
ta(CE)	Access time from chip enable *	280	230	180	ns
ta(ad)	Access time from addresses †	300	250	200	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high level output from chip enable*	40	40	40	ns

## write cycle timing requirements over recommended supply voltage range, $T_A = 0^{\circ} C$ to $70^{\circ} C$

	PARAMETER	TMS 4050	TMS 4050-1	TMS 4050-2	UNIT
	PARAMETER	MIN MAX	MIN MAX	MIN MAX	
t <sub>c(wr)</sub>	Write cycle time	470	430	400	ns
tw(CEH)	Pulse width, chip enable high	300 4000	260 4000	230 4000	ns
tw(CEL)	Pulse width, chip enable low	130	130	130	ns
tw(wr)	Write pulse width	200	190	180	ns
tr(CE)	Chip-enable rise time	40	40	40	ns
tf(CE)	Chip-enable fall time	40	40	40	ns
t <sub>su</sub> (ad)	Address setup time	01	01	01	ns
t <sub>su(da-wr)</sub>	Data-to-write setup time*	0	0	0	ns
t <sub>su(wr)</sub>	Write-pulse setup time	240↓	220↓	210↓	ns
td(CEH-wr)	Chip-enable-high-to-write delay time <sup>†</sup>	40↑	40↑	40↑	ns
th(ad)	Address hold time	150↑	150↑	150↑	ns
th(da)	Data hold time	40↓	40↓	40↓	ns

<sup>↑↓</sup> The arrow indicates the edge of the chip-enable pulse used for reference: ↑ for the rising edge, ↓ for the falling edge,


<sup>\*</sup>Test conditions: C<sub>L</sub> = 50 pF, R<sub>L</sub> = 2.2 k $\Omega$  to 5.5 V, Load = 1 Series 74 TTL gate. † Test conditions: C<sub>L</sub> = 50 pF, R<sub>L</sub> = 2.2 k $\Omega$  to 5.5 V, Load = 1 Series 74 TTL gate,  $t_{r(CE)}$  = 20 ns.

<sup>\*</sup>If R/W is low before CE goes high, then I/O (data in) must be valid when CE goes high,

<sup>†</sup>The write pulse must go low at least t<sub>su(wr)</sub> minimum before CE\_goes low. If R/W remains high more than t<sub>d(CEH-wr)</sub> maximum (40 ns) after CE goes high, the data-in driver must be disabled until R/W goes low since additional power to overcome the output buffer may be required when writing in a high with some of the faster devices (see comments on Region 1 under read, modify write timing diagram).


# TMS 4050 JL, NL; TMS 4050-1 JL, NL; TMS 4050-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

### read or refresh cycle timing



NOTE: For the chip-enable input, high and low timing points are 3.0 V (high) and 1.0 V (low). Other input timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high). For minimum cycle,  $t_r(\overline{CE})$  and  $t_f(\overline{CE})$  are equal to 20 ns.

#### write cycle timing



NOTE: For the chip-enable input, high and low timing points are 3.0 V (high) and 1.0 V (low). Other timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high).

\*The write pulse must go low at least  $t_{su(wr)}$  minimum before  $\overline{CE}$  goes high. If  $R/\overline{W}$  remains high more than  $t_d(\overline{CE}L_{-Wr})$  maximum (60 ns) after  $\overline{CE}$  goes low, the data-in driver must be disabled until  $R/\overline{W}$  goes low since additional power to overcome the output buffer may be required when writing in a high with some of the faster devices. During  $t_d(\overline{CEH}-wr)$ ,  $R/\overline{W}$  is permitted to change from high to low only.

## TMS 4050 JL, NL; TMS 4050-1 JL, NL; TMS 4050-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

## read, modify write cycle timing requirements over recommended supply voltage range, $T_A = 0^{\circ} C$ to $70^{\circ} C$


	DADAMETER	TMS 4050	TMS 4050-1	TMS 4050-2	
	PARAMETER	MIN MAX	MIN MAX	MIN MAX	UNIT
t <sub>c</sub> (RMW)	Read, modify write cycle time <sup>†</sup>	730	660	600	ns
tw(CEH)	Pulse width, chip enable high <sup>†</sup>	560 4000	`490 4000	430 4000	ns
tw(CEL)	Pulse width, chip enable low	130	130	130	ns
tw(wr)	Write pulse width	200	190	180	ns
tr(CE)	Chip-enable rise time	40	40	40	ns
tf(CE)	Chip-enable fall time	40	40	40	ns
td(wr-daL)	Write to data-in-low delay time	20	20	20	ns
<sup>t</sup> su(ad)	Address setup time	01	01	01	ns
t <sub>su</sub> (daH)	Data-in-high setup time	240↓	220↓	210↓	ns
tsu(rd)	Read-pulse setup time	01	01	01	ns
t <sub>su</sub> (wr)	Write-pulse setup time	240↓	220↓	210↓	ns
th(ad)	Address hold time	150↑	150↑	150↑	ns
th(rd)	Read hold time	300↑	250↑	200↑	ns
th(da)	Data hold time	40↓	40↓	40↓	ns

<sup>↑↓</sup> The arrow indicates the edge of the chip-enable pulse for reference: ↑ for the rising edge; ↓ for the falling edge.

### read, modify write cycle switching characteristics over recommended supply voltage range, $T_{\Delta} = 0^{\circ}$ C to $70^{\circ}$ C

PARAMETER -		TMS 4050	TMS 4050-1	TMS 4050-2	
		MIN MAX	MIN MAX	MIN MAX	UNIT
t <sub>a</sub> (CE)	Access time from chip enable*	280	230	180	ns
ta(ad)	Access Time from addresses†	300	250	200	ns

#### read, modify write cycle timing



REGION 1 - In region 1, data-out is valid until the I/O terminal is forced high or low by the data-in driver. A transition from low to high is persmissible but additional power to overcome the output buffer will be required. A transition from high to low is permitted without power REGION 2 — In region 2 a single transition is permitted.

It is NOT a true "Don't Care" region.

If a low is to be written it must be valid by the end of region 2.

NOTE: For the chip enable input high and low timing points are 90% and 10% of V<sub>IH(CE)</sub>. Other input timing points are 0.6 V (low) and 2.2 V (high), Output timing points are 0.4 V (low) and 2.4 V (high).

For minimum cycle,  $t_{r(CE)}$  and  $t_{f(CE)}$  are equal to 20 ns.

<sup>&</sup>lt;sup>†</sup>Test conditions:  $t_{f(rd)} = 20 \text{ ns.}$ 


<sup>\*</sup>Test conditions: C<sub>L</sub> = 50 pF, R<sub>L</sub> = 2.2 k $\Omega$ , Load = 1 Series 74 TTL gate. †Test conditions: C<sub>L</sub> = 50 pF, R<sub>L</sub> = 2.2 k $\Omega$ , Load = 1 Series 74 TTL gate. † $_{r(CE)}$  = 20 ns.

# TMS 4050 JL, NL; TMS 4050-1 JL, NL; TMS 4050-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

#### timing diagram conventions


#### **MEANING TIMING DIAGRAM** INPUT OUTPUT FORCING FUNCTIONS **SYMBOL** RESPONSE FUNCTIONS Must be steady high or low Will be steady high or low Will be changing from high High-to-low changes to low sometime during permitted designated interval Will be changing from low Low-to-high changes to high sometime during permitted designated interval Don't care State unknown or changing Center line is high-impedance (Does not apply) off-state


### **TYPICAL WAVEFORMS**



76

## TMS 4050 JL, NL; TMS 4050-1 JL, NL; TMS 4050-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES





## MOS LSI

# TMS 4051 JL, NL; TMS 4051-1 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES


BULLETIN NO. DL-S 7512256, MAY 1975

- 4096 x 1 Organization
- 18-Pin 300-Mil Package Configuration
- Single Low-Capacitance TTL-Compatible Clock
- Multiplexed Data Input/Output
- 2 Performance Ranges:

			READ,
		<b>READ OR</b>	MODIFY
	<b>ACCESS</b>	WRITE	WRITE
	TIME	CYCLE	CYCLE
	(MAX)	(MIN)	(MIN)
TMS 4051	300 ns	470 ns	730 ns
TMS 4051-1	250 ns	430 ns	660 ns

- Full TTL Compatibility on All Inputs (No Pull-up Resistors Needed Except with CE)
- Registers for Addresses Provided on Chip
- Open-Drain Output Buffer
- Low-Power Dissipation
  - 460 mW Operating (Typical)
  - 60 mW Standby (Typical)
- N-Channel Silicon-Gate Technology

#### 18-PIN CERAMIC AND PLASTIC DUAL-IN-LINE PACKAGES (TOP VIEW)



### description

The TMS 4051 series is composed of high-speed dynamic 4096-bit MOS random-access memories, organized as 4096 one-bit words. N-channel silicon-gate technology is employed to optimize the speed/power/density trade-off. Two performance options are offered: 300 ns access for the TMS 4051 and 250 ns access for the TMS 4051-1. These options allow the system designer to more closely match the memory performance to the capability of the arithmetic processor.

The address, data input/output, and read/write inputs can be driven directly from Series 74 TTL circuits. A 200-mV noise margin is guaranteed in this configuration, which eliminates the need for specialized drivers. The chip-enable input is TTL-compatible and can interface with a Series 74 TTL circuit as long as a pull-up resistor to VCC is employed in order to provide a high-level input voltage of 3 V minimum. The data input and output are multiplexed to facilitate compatibility with a common bus system. A 12-line address is available, which minimizes external control logic and optimizes system performance.

The typical power dissipation of these RAM's is 460 mW active and 60 mW standby. To retain data only 70 mW average power is required, which includes the power consumed to refresh the contents of the memory.

The TMS 4051 series is offered in both 18-pin ceramic (JL suffix) and plastic (NL suffix) dual-in-line packages. The series is guaranteed for operation from  $0^{\circ}$ C to  $70^{\circ}$ C. Packages are designed for insertion in mounting-hole rows on 300-mil centers.

#### operation

#### chip enable (CE)

A single external clock input is required. All read, write, and read, modify write operations take place when the chip enable input is low. When the chip enable is high, the memory is in the low-power standby mode and is not selected. No read/write operations can take place during the standby mode because the chip is deselected and is automatically precharging. The  $\overline{\text{CE}}$  input can be driven by a standard TTL circuit with a pull-up resistor.

575

# TMS 4051 JL, NL; TMS 4051-1 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

#### operation (continued)

#### mode select (R/W)

The read or write mode is selected through the read/write  $(R/\overline{W})$  input. A logic high on the  $R/\overline{W}$  input selects the read mode and a logic low selects the write mode. The read/write terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected and the data output is disabled when the write mode is selected.

#### address (A0-A11)

All addresses must be stable on or before the falling edge of the chip-enable pulse. All address inputs can be driven from standard TTL circuits without pull-up resistors. Address registers are provided on chip to reduce overhead and simplify system design.

#### data input/output (I/O)

Data input and output are multiplexed on a common input/output terminal, which is controlled by the  $R/\overline{W}$  input. Data is written during a write or read, modify write cycle while the chip enable is low. The I/O terminal requires connection to an external pull-up resistor since the output buffer has an open-drain configuration. The open-drain output buffer provides direct TTL sink compatibility with a fan-out of one Series 74 TTL gate. A low logic level results from conduction in the open-drain output buffer while a high level occurs with the buffer in its high-impedance state. Data written into the memory is read out in its true form.

#### refresh


Refresh of the cell matrix is accomplished by performing a memory cycle at each of the 64 row addresses (A0 through A5) every 2 milliseconds or less. Addressing any row refreshes all 64 bits in that row. The column addresses (A6 through A11) can be indeterminate during refresh.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VDD (see Note 1)	 	 	0.3 to 20 V
Supply voltage, VSS (see Note 1)	 	 	0.3 to 20 V
All input voltages (see Note 1)	 	 	0.3 to 20 V
Chip-enable voltage (see Note 1)	 	 	$-0.3$ to $20$ V
Output voltage (operating, with respect to VSS) .			
Operating free-air temperature range	 	 	0°C to 70°C
Storage temperature range	 	 	–55°C to 150°C

NOTE: 1. Under absolute maximum ratings, voltage values are with respect to the most-negative supply voltage, V<sub>BB</sub> (substrate), unless otherwise noted. Throughout the remainder of this data sheet, voltage values are with respect to V<sub>SS</sub>.

#### functional block diagram



# TMS 4051 JL, NL; TMS 4051-1 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

### recommended operating conditions

PARAMETER		MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>		11.4	12	12.6	V
Supply voltage, V <sub>SS</sub>			0		V
Supply voltage, V <sub>BB</sub>		-4.5	-5	-5.5	V
High-level input voltage, VIH (all inputs except chip enable)		2.2		5.5	V
High-level chip enable input voltage, VIH(CE)		3		5.5	V
Low-level input voltage, VIL (all inputs except chip enable) (see Note 2)		-0.6		0.6	V
Low-level chip enable input voltage, VIL(CE) (see Note 2)		-0.6		0.6	٧
Refresh time, t <sub>refresh</sub>	····			2	ms
Operating free-air temperature, T <sub>A</sub>		0		70	°C

NOTE 2: The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions, $T_A = 0^{\circ}C$ to $70^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	" -	$t_a$ = guaranteed maximum access time, $R_L$ = 2.2 k $\Omega$ to 5.5 V, $C_L$ = 50 pF,				V
VOL	Low-level output voltage	Load = 1 Series 74	_	VSS		0.4	V
lOL	Low-level output current	t <sub>a</sub> = guaranteed max C <sub>L</sub> = 50 pF,	VOL = 0.4 V	5			mA
l <sub>l</sub>	Input current (all inputs including I/O except chip enable)	V <sub>1</sub> = -0.6 to 5.5 V	V <sub>1</sub> = -0.6 to 5.5 V			10	μА
II(CE)	Chip enable input current	$V_1 = -0.6$ to 5.5 V	V <sub>I</sub> = ~0.6 to 5.5 V			10	μА
IDD	Supply current from V <sub>DD</sub>	V <sub>IL</sub> (CE) = 0.6 V			37	70	mA
IDD	Supply current from V <sub>DD</sub> , standby	V <sub>IH</sub> (CE) = 3.5 V			5	8	mA
1	Average supply current from V <sub>DD</sub>		TMS 4051		45		
IDD(av)	during read or write cycle	Minimum cycle	TMS 4051-1		47		mA
1	Average supply current from V <sub>DD</sub>	timing	TMS 4051		50	-	T
DD(av)	during read, modify write cycle		TMS 4051-1		54		mA
I <sub>BB</sub>	Supply current from V <sub>BB</sub>	V <sub>BB</sub> = -5.5 V, V <sub>SS</sub> = 0 V	V <sub>DD</sub> = 12.6 V,		5	100	μА

 $<sup>^{\</sup>dagger}$ AII typical values are at  $T_{A} = 25^{\circ}$ C.

# capacitance at VDD = 12 V, VSS = 0 V, VBB = -5 V, VI( $\overline{CE}$ ) = 0 V, VI = 0 V, f = 1 MHz, TA = 0°C to 70°C (unless otherwise noted)

	PARAMETER	MIN	TYP <sup>†</sup>	MAX	UNIT
Ci(ad)	Input capacitance address inputs		5	7	pF
C <sub>i</sub> (CE)	Input capacitance clock input		5	7	pF
C <sub>i(R/W)</sub>	Input capacitance read/write input		5	. 7	pF
C(I/O)	I/O terminal capacitance		7	9	pF

 $<sup>^{\</sup>dagger}$  AII typical values are at  $T_{A}$  = 25 $^{\circ}$  C.

# TMS 4051 JL, NL; TMS 4051-1 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

## read cycle timing requirements over recommended supply voltage range, $T_A = 0$ °C to 70°C

	DADAMETED	TMS 4051	TMS 4051-1	UNIT
	PARAMETER	MIN MAX	MIN MAX	IONII
t <sub>c(rd)</sub>	Read cycle time	470	430	ns
tw(CEH)	Pulse width, chip enable high	130	130	ns
tw(CEL)	Pulse width, chip enable low	300 4000	260 4000	ns
tr(CE)	Chip-enable rise time	40	40	ns
tf(CE)	Chip-enable fall time	40	40	ns
t <sub>su(ad)</sub>	Address setup time	. 0‡	01	ns
tsu(rd)	Read setup time	0†	01	ns
th(ad)	Address hold time	180↓	165↓	ns
th(rd)	Read hold time	801	80↑	

<sup>↑↓</sup>The arrow indicates the edge of the chip-enable pulse used for reference: ↑for the rising edge. ↓for the falling edge.

### read cycle switching characteristics over recommended supply voltage range, $T_A = 0^{\circ}C$ to $70^{\circ}C$

	PARAMETER	TMS 4	4051	TMS 405	1-1	
	PARAMETER		MAX	TYP† M	ΑX	UNIT
ta(CE)	Access time from chip enable‡		280	:	230	ns
ta(ad)	Access time from addresses*		300	:	250	ns
tPLH	Propagation delay time, low-to-high level output from chip enable ‡	60		60		ns

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25^{\circ}$ C.

## write cycle timing requirements over recommended supply voltage range, $T_A = 0^{\circ}C$ to $70^{\circ}C$

	DADAMETER	TMS	4051	TMS	1051-1	
	PARAMETER	MIN	MAX	MIN	MAX	UNIT
t <sub>c(wr)</sub>	Write cycle time	470		430		ns
tw(CEH)	Pulse width, chip enable high	130		130		ns
tw(CEL)	Pulse width, chip enable low	300	4000	260	4000	ns
tw(wr)	Write pulse width	200		190		ns
tr(CE)	Chip-enable rise time		40		40	ns
tf(CE)	Chip-enable fall time		40		40	ns
t <sub>su(ad)</sub>	Address setup time	01		0↓		ns
t <sub>su(da-wr)</sub>	Data-to-write setup time*	0		0		ns
t <sub>su(wr)</sub>	Write-pulse setup time	240↑		220↑		ns
td(CEL-wr)	Chip-enable-low-to-write delay time†		60 <sup>‡</sup>		60 <sup>†</sup>	ns
th(ad)	Address hold time	180↓		165↓		ns
th(da)	Data hold time	80↑		80↑		ns

<sup>↑↓</sup>The arrow indicates the edge of the chip-enable pulse used for reference: ↑for the rising edge, ↓for the falling edge.


<sup>\*</sup>All typical values are at 1  $_{A}$  ~ 25  $_{C}$ . ‡Test conditions: C<sub>L</sub> = 50 pF, R<sub>L</sub> = 2.2 k $\Omega$  to 5.5 V, Load = 1 Series 74 TTL gate. \*Test conditions: C<sub>L</sub> = 50 pF, R<sub>L</sub> = 2.2 k $\Omega$  to 5.5 V, Load = 1 Series 74 TTL gate, t<sub>f</sub>( $\overline{\text{CE}}$ ) = 20 ns.

<sup>\*</sup>If R/W is low before CE goes low, then I/O (data in) must be valid when CE goes low.

<sup>†</sup>The write pulse must go low at least  $t_{SU(Wr)}$  minimum before  $\overline{CE}$  goes high. If  $R/\overline{W}$  remains high more than  $t_{d(\overline{CE}L \cdot Wr)}$  maximum (60 ns) after CE goes low, the data-in driver must be disabled until R/W goes low since additional power to overcome the output buffer may be required when writing in a high with some of the faster devices (see comments on Region 1 under read, modify write timing diagram).

# TMS 4051 JL, NL; TMS 4051-1 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES


#### read or refresh cycle timing



NOTE: For the chip-enable input, high and low timing points are 3.0 V (high) and 1.0 V (low). Other input timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high).

For minimum cycle,  $t_r(\overline{CE})$  and  $t_f(\overline{CE})$  are equal to 20 ns.

### write cycle timing



NOTE: For the chip-enable input, high and low timing points are 3.0 V (high) and 1.0 V (low). Other timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high).

\*The write pulse must go low at least  $t_{su(wr)}$  minimum before  $\overline{CE}$  goes high. If  $R/\overline{W}$  remains high more than  $t_d(\overline{CE}L_{-wr})$  maximum (60 ns) after  $\overline{CE}$  goes low, the data-in driver must be disabled until  $R/\overline{W}$  goes low since additional power to overcome the output buffer may be required when writing in a high with some of the faster devices. During  $t_d(\overline{CE}L_{-wr})$ ,  $R/\overline{W}$  is permitted to change from high to low only.

# TMS 4051 JL, NL; TMS 4051-1 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

read, modify write cycle timing requirements over recommended supply voltage range, TA = 0°C to 70°C


	PARAMETER	TMS 40	51	TMS 4	4051-1	UNIT
	FARAMETER	MIN M	AX	MIN	MAX	CIVIT
t <sub>c</sub> (RMW)	Read, modify write cycle time <sup>†</sup>	730		660		ns
tw(CEH)	Pulse width, chip enable high <sup>†</sup>	130		130		ns
tw(CEL)	Pulse width, chip enable low	560 4	000	490	4000	ns
tw(wr)	Write pulse width	200	$\neg$	190		ns
tr(CE)	Chip-enable rise time		40		40	ns
tf(CE)	Chip-enable fall time		40		40	ns
td(wr-daL)	Write to data-in-low delay time		20		20	ns
t <sub>su(ad)</sub>	Address setup time	Ot		0↓		ns
t <sub>su(daH)</sub>	Data-in-high setup time	240↑	$\Box$	220↑		ns
t <sub>su(rd)</sub>	Read-pulse setup time	01	$\neg$	0↓		ns
t <sub>su(wr)</sub>	Write-pulse setup time	240↑		220↑		ns
th(ad)	Address hold time	180↓		165↓		. ns
<sup>t</sup> h(rd)	Read hold time	320↓		270↓		ns
th(da)	Data hold time	80↑		108		ns

<sup>↑↓</sup>The arrow indicates the edge of the chip-enable pulse for reference: ↑for the rising edge; ↓for the falling edge. <sup>†</sup>Test conditions:  $t_{f(rd)} = 20$  ns.

### read, modify write cycle swithcing characteristics over recommended supply voltage range, TA = 0°C to 70°C

		TMS 4051 TMS 4		1051-1	UNIT	
	PARAMETER		MAX	MIN	MAX	UNIT
ta(CE)	Access time from chip enable*		280		230	ns
ta(ad)	Access time from addresses <sup>†</sup>		300		250	ns

#### read, modify write cycle timing



terminal is forced high or low by the data-in driver. A transition from low to high is persmissible but additional power to overcome the output buffer will be required. A transition from high to low is permitted without power REGION 2 — In region 2 a single transition is permitted.

It is NOT a true "Don't Care" region. If a low is to be written it must be valid by the end of region 2.

NOTE: For the chip enable input high and low timing points are 3.0 V (high) and 1.0 V (low). Other input timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high).


For minimum cycle,  $t_r(\overline{CE})$  and  $t_f(\overline{CE})$  are equal to 20 ns.

<sup>\*</sup>Test conditions: C<sub>L</sub> = 50 pF, R<sub>L</sub> = 2.2 k $\Omega$ , Load = 1 Series 74 TTL gate. †Test conditions: C<sub>L</sub> = 50 pF, R<sub>L</sub> = 2 2 k $\Omega$ , Load = 1 Series 74 TTL gate.  $t_f(\overline{CE})$  = 20 ns.

# TMS 4051 JL, NL; TMS 4051-1 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES


timing diagram conventions		
	MEANING	
TIMING DIAGRAM SYMBOL	INPUT FORCING FUNCTIONS	OUTPUT RESPONSE FUNCTIONS
	Must be steady high or low	Will be steady high or low
	High-to-low changes permitted	Will be changing from high to low sometime during designated interval
	Low-to-high changes permitted	Will be changing from low to high sometime during designated interval
	Don't Care	State unknown or changing
	(Does not apply)	Center line is high-impedance off-state


## **TYPICAL WAVEFORMS**



84

# TMS 4051 JL, NL; TMS 4051-1 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES






12 R/W

MOS LSI

# TMS 4060 JL, NL; TMS 4060-1 JL, NL; TMS 4060-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

BULLETIN NO. DL-S 7512241, FEBRUARY 1975



The TMS 4060 series is composed of high-speed dynamic 4096-bit MOS random-access memories, organized as 4096 one-bit words. N-channel silicon-gate technology is employed to optimize the speed/power/density trade-off. Three performance options are offered: 300 ns access for the TMS 4060, 250 ns access for the TMS 4060-1, and 200 ns for TMS 4060-2. These options allow the system designer to more closely match the memory performance to the capability of the arithmetic processor.

Vcc 11

All inputs except the chip enable are fully TTL-compatible and require no pull-up resistors. The low capacitance of the address and control inputs precludes the need for specialized drivers. When driven by a Series 74 device, the guaranteed dc input noise immunity is 200 mV. The TTL-compatible buffer is guaranteed to drive two Series 74 TTL gates. The TMS 4060 series uses only one clock (chip enable) to simplify system design. The low-capacitance chip-enable input requires a positive voltage swing (12 volts), which can be driven by a variety of widely available drivers.

The typical power dissipation of these RAM's is 400 mW active and 0.3 mW standby. To retain data only 6 mW average power is required, which includes the power consumed to refresh the contents of the memory.

The TMS 4060 series is offered in both 22-pin ceramic (JL suffix) and plastic (NL suffix) dual-in-line packages. The series is guaranteed for operation from  $0^{\circ}$ C to  $70^{\circ}$ C. These packages are designed for insertion in mounting-hole rows on 0.400-mil centers.

### operation

description

#### chip select (CS)

The chip-select terminal, which can be driven from standard TTL circuits without an external pull-up resistor, affects the data-in, data-out and read/write inputs. The data input and data output terminals are enabled when chip select is low. Therefore, the read, write, and read, modify write operations are performed only when chip select is low. If the chip is to be selected for a given cycle, the chip-select input must be low on or before the rising edge of the chip enable. If the chip is not to be selected for a given cycle, chip select must be held high as long as chip enable is high. A register for the chip-select input is provided on the chip to reduce overhead and simplify system design.

#### chip enable (CE)

A single external clock input is required. All read, write, and read, modify write operations take place when the chip enable input is high. When the chip enable is low, the memory is in the low-power standby mode. No read/write operations can take place because the chip is automatically precharging.

# TMS 4060 JL, NL; TMS 4060-1 JL, NL; TMS 4060-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

#### operation (continued)

#### mode select (R/W)

The read or write mode is selected through the read/write  $(R/\overline{W})$  input. A logic high on the  $R/\overline{W}$  input selects the read mode and a logic low selects the write mode. The read/write terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected.

#### address (A0-A11)

All addresses must be stable on or before the rising edge of the chip-enable pulse. All address inputs can be driven from standard TTL circuits without pull-up resistors. Address registers are provided on chip to reduce overhead and simplify system design.

#### data-in (DI)

Data is written during a write or read, modify write cycle while the chip enable is high. The data-in terminal can be driven from standard TTL circuits without a pull-up resistor. There is no register on the data-in terminal.


#### data-out (DO)

The three-state output buffer provides direct TTL compatibility with a fan-out of two Series 74 TTL gates. The output is in the high-impedance (floating) state when the chip enable is low. It remains in the high-impedance state if the chip-select input is high when chip enable goes high and provided that chip select remains high as long as chip enable is high. If the chip select is set up low prior to the rise of chip enable and held low an interval after that rise, the output will be enabled as long as chip enable stays high regardless of subsequent changes in the level of chip select. A data-valid mode is always preceded by a low output state. Data-out is inverted from data-in.

#### refresh

Refresh must be performed every two milliseconds by cycling through the 64 addresses of the lower-order-address inputs, A0 through A5 (pins 8, 9, 10, 13, 14, 15), or by addressing every row within any 2-millisecond period. Addressing any row refreshes all 64 bits in that row. The chip does not need to be selected during the refresh. If the chip is refreshed during a write mode, then chip select must be high. The column addresses (A6 through A11) can be indeterminate during refresh.

#### functional block diagram



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note)	 	 	 0.3 to 20 V
Supply voltage, V <sub>DD</sub> (see Note)	 	 	 0.3 to 20 V
Supply voltage, V <sub>SS</sub> (see Note)	 	 	 0.3 to 20 V
All input voltages (see Note)			
Chip-enable voltage (see Note)	 	 	 0.3 to 20 V
Output voltage (operating, with respect to VSS)	 	 	 –2 to 7 V
Operating free-air temperature range	 	 	 0°C to 70°C
Storage temperature range	 	 	 –55°C to 150°C

NOTE: Under absolute maximum ratings, voltage values are with respect to the most-negative supply voltage, V<sub>BB</sub> (substrate), unless otherwise noted. Throughout the remainder of this data sheet, voltage values are with respect to V<sub>SS</sub>.

# TMS 4060 JL, NL; TMS 4060-1 JL, NL; TMS 4060-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

### recommended operating conditions (see Note)

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	V
Supply voltage, V <sub>DD</sub>	11,4	12	12.6	V
Supply voltage, VSS		0		V
Supply voltage, VBB	-4.5	5	-5.5	V
High-level input voltage, V <sub>IH</sub> (all inputs except chip enable)	2.2		5.25	V
High-level chip enable input voltage, VIH(CE)	V <sub>DD</sub> -0.6	V	DD +1.0	V
Low-level input voltage, VIL (all inputs except chip enable) (see Note)	-0.6		0.6	V
Low-level chip enable input voltage, VIL(CE) (see Note)	-1		0.6	V
Refresh time, t <sub>refresh</sub>			2	ms
Operating free-air temperature, TA	0		70	°C

NOTE: The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions, $T_A = 0^{\circ} C$ to $70^{\circ} C$ (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT	
Voн	High-level output voltage	I <sub>O</sub> = -2 mA		2.4		Vcc	V	
VOL	Low-level output voltage	I <sub>O</sub> = 3.2 mA		Vss		0.4	V	
П	Input current (all inputs except chip enable)	V <sub>I</sub> = 0 to 5.25 V				10	μА	
II(CE)	Chip enable input current	V <sub>I</sub> = 0 to 13.2 V				2	μА	
loz	High-impedance-state (off-state) output current	V <sub>O</sub> = 0 to 5.25 V				10	μΑ	
Icc	Supply current from V <sub>CC</sub>	2 Series 74 TTL loa			1	mA		
I <sub>DD</sub>	Supply current from V <sub>DD</sub>	V <sub>IH(CE)</sub> = 12.6 V		30	60	mA		
I <sub>DD</sub>	Supply current from V <sub>DD</sub> , standby	V <sub>IL(CE)</sub> = 0.6 V			20	200	μΑ	
	Average supply gurrent from Va =		TMS 4060		32			
I <sub>DD(av)</sub>	Average supply current from V <sub>DD</sub>		TMS 4060-1		35		mA	
	during read or write cycle	Minimum cycle	TMS 4060-2		38		1	
	A	time	TMS 4060		32			
I <sub>DD(av)</sub>	Average supply current from V <sub>DD</sub>		TMS 4060-1		35		mA	
	during read, modify write cycle		TMS 4060-2		38		1	
IBB	Supply current from V <sub>BB</sub>	V <sub>BB</sub> = -5.5 V, V <sub>DD</sub> = 12.6 V,	V <sub>CC</sub> = 5.25 V, V <sub>SS</sub> = 0 V		-5	100	μА	

 $<sup>^{\</sup>dagger}$  All typical values are at T<sub>A</sub> = 25 $^{\circ}$  C.

# capacitance at $V_{DD}$ = 12 V, $V_{SS}$ = 0 V, $V_{BB}$ = -5 V, $V_{CC}$ = 5 V, $V_{I(CE)}$ = 0 V, $V_{I}$ = 0 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci(ad)	Input capacitance address inputs			5	7	pF
C <sub>i</sub> (CE)	Input capacitance clock input	V <sub>I(CE)</sub> = 10.8 V		18	22	nc nc
		V <sub>I(CE)</sub> = -1.0 V		23	27	pF
Ci(CS)	Input capacitance chip select input			4	. 6	pF
C <sub>i(data)</sub>	Input capacitance data input			4	6	pF
Ci(R/W)	Input capacitance read/write input			5	7	pF
Co	Output capacitance			5	7	pF

<sup>&</sup>lt;sup>†</sup>All typical values are at T<sub>A</sub> = 25°C.

# TMS 4060 JL, NL; TMS 4060-1 JL, NL; TMS 4060-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

## read cycle timing requirements over recommended supply voltage range, $T_{\Delta}$ = 0°C to 70°C

	DADAMETED	TMS	4060	TMS 4	060-1	TMS 4	1060-2	T
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tc(rd)	Read cycle time	470		430		400		ns
tw(CEH)	Pulse width, chip enable high	300	4000	260	4000	230	4000	ns
tw(CEL)	Pulse width, chip enable low	130		130		130		ns
tr(CE)	Chip-enable rise time		40		40		40	ns
tf(CE)	Chip-enable fall time		40		40		40	ns
t <sub>su(ad)</sub>	Address setup time	0↑		01		01		ns
t <sub>su</sub> (CS)	Chip-select setup time	01		0↑		0↑		ns
t <sub>su(rd)</sub>	Read setup time	01		01		01		ns
th(ad)	Address hold time	150↑		150↑		150↑		ns
th(CS)	Chip-select hold time	1501		150↑		150↑		ns
th(rd)	Read hold time	40↓		40↓		40↓		ns

<sup>↑↓</sup> The arrow indicates the edge of the chip enable pulse used for reference: ↑ for the rising edge, ↓ for the falling edge.

# read cycle switching characteristics over recommended supply voltage range, $T_A = 0^{\circ} C$ to $70^{\circ} C$

	PARAMETER		TMS 4060		TMS 4060-1		4060-2	T	
			MAX	MIN	MAX	MIN	MAX	UNIT	
ta(CE)	Access time from chip enable†		280		230		180	ns	
ta(ad)	Access time from address †		300	1	250		200	ns	
tPHZ or	Output disable time from high	30	20		00				<b></b>
<sup>t</sup> PLZ	or low level‡			30		30		ns	
tPZL	Output enable time to low level‡		250		200	-	150	ns	

<sup>†</sup>Test conditions:  $C_L$  = 50 pF,  $t_r(CE)$  = 20 ns, Load = 1 Series 74 TTL gate. ‡Test conditions:  $C_L$  = 50 pF, Load = 1 Series 74 TTL gate.

# write cycle timing requirements over recommended supply voltage range, $T_A = 0^{\circ} C$ to $70^{\circ} C$


	PARAMETER	TMS	4060	TMS 4	060-1	TMS 4	1060-2	
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
t <sub>c(wr)</sub>	Write cycle time	470		430		400		ns
tw(CEH)	Pulse width, chip enable high	300	4000	260	4000	230	4000	ns
tw(CEL)	Pulse width, chip enable low	130		130		130		ns
tw(wr)	Write pulse width	200		190		180		. ns
tr(CE)	Chip-enable rise time		40		40		40	ns
tf(CE)	Chip-enable fall time		40		40		40	ns
t <sub>su</sub> (ad)	Address setup time	01		0↑		01		ns
t <sub>su</sub> (CS)	Chip-select setup time	01		01		01		ns
tsu(da-wr)	Data-to-write setup time*	0		0		0		ns
t <sub>su(wr)</sub>	Write-pulse setup time	240↓		220↓		210↓		ns
th(ad)	Address hold time	150↑		150↑		150↑		ns
th(CS)	Chip-select hold time	150↑		150↑		150↑		ns
<sup>t</sup> h(da)	Data hold time	40↓		40↓		40↓		ns

<sup>↑↓</sup> The arrow indicates the edge of the chip enable pulse used for reference: ↑ for the rising edge, ↓ for the falling edge.

 $<sup>^{\</sup>bullet}$  If  $R/\overline{W}$  is low before CE goes high then DI must be valid when CE goes high.


# TMS 4060 JL, NL; TMS 4060-1 JL, NL; TMS 4060-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

#### read cycle timing



NOTE: For the chip-enable input, high and low timing points are 90% and 10% of V<sub>1H(CE)</sub>. Other input timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high).

#### write cycle timing



NOTE: For the chip-enable input, high and low timing points are 90% and 10% of V<sub>IH(CE)</sub>. Other input timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high). During the time from the rise of CE to the fall of R/W, R/W is per mitted to change from high to low only.

## TMS 4060 JL, NL; TMS 4060-1 JL, NL; TMS 4060-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES

read, modify write cycle timing requirements over recommended supply voltage range,  $T_A = 0^{\circ} C$  to  $70^{\circ} C$ 

	0.00445750	TMS	4060	TMS	4060-1	TMS 4060-2		UNIT
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tc(RMW)	Read, modify write cycle time*	710		640		580		ns
tw(CEH)	Pulse width, chip enable high*	540	4000	470	4000	410	4000	ns
tw(CEL)	Pulse width, chip enable low	130		130		130		ns
tw(wr)	Write-pulse width	200		190		180		ns
tr(CE)	Chip-enable rise time		40		40		40	ns
tf(CE)	Chip-enable fall time		40		40		40	ns
t <sub>su(ad)</sub>	Address setup time	0↑		0↑		0↑		ns
t <sub>su</sub> (CS)	Chip-select setup time	0↑		01		01		ns
t <sub>su</sub> (da-wr)	Data-to-write setup time	0		0		0		ns
t <sub>su(rd)</sub>	Read pulse setup time	01		01		01		ns
t <sub>su(wr)</sub>	Write pulse setup time	240↓		220↓		210↓		ns
th(ad)	Address hold time	150↑		150↑		150↑		ns
th(CS)	Chip-select hold time	150↑		150↑		150↑		ns
th (rd)	Read hold time	280↑		230↑		180↑		ns
th (da)	Data hold time	40↓		40↓		40↓		ns


 $<sup>\</sup>uparrow\downarrow$  The arrow indicates the edge of the chip-enable pulse used for reference:  $\uparrow$  for the rising edge,  $\downarrow$  for the falling edge.

## read, modify write cycle switching characteristics over recommended supply voltage range, $T_A = 0$ °C to 70°C

	DADAMETER	TMS	4060	TMS	4060-1	TMS	UNIT	
i	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	ONT
ta(CE)	Access time from chip enable†		280		230		180	ns
ta(ad)	Access time from address †		300		250		200	ns
	Propagation delay time, low-to-high	30		30		30		ns
<sup>t</sup> PLH	level output from write pulse‡	30		30		30		,,,,
tPHZ	Output disable time from high level‡	30		30		30		ns
tPZL	Output enable time to low level‡		250		200		150	ns

<sup>†</sup>Test conditions:  $C_L$  = 50 pF,  $t_r(C_E)$  = 20 ns, Load = 1 Series 74 TTL gate. ‡Test conditions:  $C_L$  = 50 pF, Load = 1 Series 74 TTL gate.

#### read, modify write cycle timing



NOTE: For the chip enable input, high and low timing points are 90% and 10% of VIH(CE). Other input timing points are 0.6 V (low) and 2.2 V (high). Output timing points are 0.4 V (low) and 2.4 V (high).


<sup>\*</sup>Test conditions:  $t_{f(rd)} = 20 \text{ ns.}$ 

# TMS 4060 JL, NL; TMS 4060-1 JL, NL; TMS 4060-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES


### timing diagram conventions


#### MEANING **TIMING DIAGRAM** INPUT OUTPUT SYMBOL FORCING FUNCTIONS RESPONSE FUNCTIONS Must be steady high or low Will be steady high or low Will be changing from high High-to-low changes to low sometime during permitted designated interval Will be changing from low Low-to-high changes to high sometime during permitted designated interval Don't care State unknown or changing Center line is high-impedance (Does not apply) off-state


#### **TYPICAL WAVEFORMS**




# TMS 4060 JL, NL; TMS 4060-1 JL, NL; TMS 4060-2 JL, NL 4096-BIT DYNAMIC RANDOM-ACCESS MEMORIES









## MOS LSI

## TMS 4062 JL, NL; TMS 4063 JL, NL 1024-WORD BY 1-BIT DYNAMIC RANDOM-ACCESS MEMORIES

BULLETIN NO. DL-S 7512272, MAY 1975

- 1024 x 1 Organization
- Access Time . . . 130 ns Maximum
- Cycle Time . . . 200 ns Maximum
- Low Power Dissipation: Operating . . . 120 mW Typical Standby . . . 2 mW Typical
- **Differential Output** •
- Wire-OR Capability
- Chip Select For Simplified Memory Expansion
- 22-Pin or 18-Pin Dual-In-Line Package

## description


The TMS 4062 JL, NL and TMS 4063 JL, NL are high-speed, 1024-word by 1-bit, dynamic random-access memories fabricated on a single monolithic chip with P-channel enhancement-type MOS processing. The devices are designed for use in low-cost, high-performance memory applications. High performance and low power dissipation are achieved with a four-transistor storage cell and unique support circuitry. Low-capacitance inputs minimize driver-circuit power requirements, simplify TTL-to-MOS conversion, and reduce overall system costs.

The memory is fully decoded and its differential outputs can be OR-tied. The chip-select input allows the selection of individual components in large memory arrays. Stored information is nondestructively read and the differential output voltage is of the same polarity as the differential input voltage during the write operation. Since the memory is dynamic, it must be refreshed periodically.


The TMS 4062 is offered in 22-pin dual-in-line ceramic (JL suffix) and plastic (NL suffix) packages designed for insertion in mounting-hole rows on 400-mil centers. The TMS 4063 is offered in 18-pin ceramic (JL suffix) and plastic (NL suffix) dual-in-line packages designed for insertion in mounting-hole rows on 300-mil centers.

#### **DUAL-IN-LINE PACKAGES** (TOP VIEW) V<sub>BB</sub> 1 0 22 0 0 2 21 $v_{SS}$

TMS 4062 JL, NL 22-PIN CERAMIC AND PLASTIC



#### TMS 4063 JL, NL 18-PIN CERAMIC AND PLASTIC **DUAL-IN-LINE PACKAGES** (TOP VIEW)



### operation

## Reset (RS)

Every device cycle begins with the reset pulse. When the reset input is low, the internal circuits are precharged and the address inverters are turned off. Address inputs must be valid and stable before reset goes high and must be held stable a minimum time after reset goes high to allow the row and column decoders to function.

#### operation (continued)

#### Clock and Chip-Select Clock (CK, CS)

The clock input is gated by the row decoders to activate a row the address of which is specified by A0-A4. The chip-select clock input is gated by the column decoders to select a column of address A5-A9. Thus, the clock and chip-select clock pulses, at the low level and along with a 10-bit address, isolate a single memory cell and allow transfer of information to or from the input/output lines, which are also gated by the chip-select clock. After output data is read, the clock and chip-select clock must return to the high level before the start of the next cycle.

#### Address (A0-A9)

Addresses must be valid before reset goes high. The address inputs exhibit small input capacitances since these inputs are connected to the drains of MOS transistors that are turned off during the reset and clock pulses.


#### Data Input/Output (I/O)

Data is read or written through two input/output terminals that operate in a differential mode. To write, one I/O input is taken high while the other remains at  $V_{REF}$ . During a later read cycle, the input that was taken high will source current while the other will not. The I/O terminals may be connected by resistors to  $V_{REF}$  for voltage sensing or directly to a current sense amplifier such as the SN75370. The I/O terminals are gated by chip select.

#### Refresh

Each cell must be refreshed at least once in every 2-millisecond period by cycling through the lower order row addresses (A0-A4) or by addressing each row at least once in that period. Addressing any row refreshes all 32 cells in that row. The chip-select clock need not be activated during refresh; however, the clock input must be cycled from high to low to high.

#### functional block diagram



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

#### Supply voltages:

V <sub>DD</sub> and V <sub>REF</sub> , with respect to V <sub>SS</sub>										−27 V to 0.5 V
$V_{DD}$ and $V_{REF}$ , with respect to $V_{BB}$										-30 V to 0.5 V
V <sub>BB</sub> , with respect to V <sub>SS</sub>										–0.5 V to 10 V
All input voltages, with respect to VSS .										-30 V to 0.5 V
Operating free-air temperature range										0°C to 70°C
Storage temperature range										-55°C to 125°C

#### recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, VBB-VSS (see Notes 1 and 2)	2.3	2.5	2.7	V
Supply voltage, V <sub>DD</sub>		0		V
Supply voltage, VSS	19	20	21	V
Supply voltage, VREF	6.6	7	7.4	V
High-level input voltage, all inputs, VIH	V <sub>SS</sub> -2		Vss	V
Low-level address input voltage, V <sub>IL(ad)</sub> (see Note 3)	-2	0	1	V
Low-level input voltage at reset and both clocks, $V_{IL}(rs,\phi)$ (see Note 3).	-5	0	0.4	V
Low-level input voltage at I/O, V <sub>IL</sub> (I/O)	V <sub>REF</sub> 1	V <sub>REF</sub> V	REF +1	V
Refresh time, t <sub>refresh</sub>			2	ms
Operating free-air temperature, TA	0		70	°c

NOTES: 1. Throughout this data sheet supply voltage values are with respect to V<sub>DD</sub>, unless otherwise noted.

2. VBB must be applied prior to VSS.

3. The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
lodh	High-level differential output current		100			μА
I <sub>I(ad)</sub>	Address input current	V <sub>I</sub> = V <sub>DD</sub> (0 V)			1	μА
I <sub>1</sub> (rs, φ)	Reset or either clock input current	V <sub>I</sub> = V <sub>DD</sub> (0 V)			10	μΑ
1(1/0)	I/O input current	VI = VREF			2	μΑ
I <sub>BB</sub>	Supply current from VBB	All inputs at V <sub>SS</sub>			10	μΑ
IREF	Supply current from VREF	All inputs at V <sub>SS</sub>			10	μΑ
<sup>1</sup> SS(1)	Supply current from V <sub>SS</sub>	All address and reset inputs at VSS, (see Figure 1)			100	μА
I <sub>SS(2)</sub>	Supply current from V <sub>SS</sub>	Reset at $V_{DD}$ (0 V), Clocks at $V_{SS}$ , $T_A = 25^{\circ} C$		9	15	mA
I <sub>SS(3)</sub>	Peak supply current from V <sub>SS</sub> (see Note 4)	Reset and both clocks at $V_{SS}$ , All addresses at $V_{DD}$ (0 V), $T_A = 25^{\circ}C$		18	30	mA
I <sub>SS(4)</sub>	Supply current from V <sub>SS</sub>	Reset at V <sub>SS</sub> , All other inputs at V <sub>DD</sub> (0 V)			100	μА
I <sub>SS (av)</sub>	Average supply current from V <sub>SS</sub>	All supply voltages nominal, t <sub>c</sub> = 290 ns		6		mA

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25^{\circ}$ C.

NOTE 4: The steady-state value of  $I_{SS(3)}$  is less than 100  $\mu A$ .





FIGURE 1-TIME INTERVALS FOR MEASURING SUPPLY CURRENTS

### capacitances over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	TYP <sup>†</sup>	MAX	UNIT
C <sub>i(ad)</sub>	Input capacitance, address inputs	V <sub>I</sub> = V <sub>SS</sub> ,	f = 1 MHz	2.5	3.5	pF
Ci(rs)	Input capacitance, reset inputs	V <sub>1</sub> = V <sub>SS</sub> ,	f = 1 MHz	30	40	pF
C <sub>i(\phi)</sub>	Input capacitance, both clock inputs	V <sub>I</sub> = V <sub>SS</sub> ,	f = 1 MHz	15	18	pF
C(I/O)	I/O terminal capacitance	V <sub>I</sub> = V <sub>SS</sub> ,	f = 1 MHz	2.5	3.5	pF

 $<sup>^{\</sup>dagger}$  All typical values are at  $T_A = 25^{\circ}$  C.



## read cycle timing requirements over recommended supply voltage ranges, T<sub>A</sub> = 0°C to 70°C


	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
+ ,	Read cycle time	V <sub>1</sub> L(rs, φ) = 0 V	290		J
<sup>t</sup> c(rd)	Read cycle time	$V_{1L(rs,\phi)} = -5 V$	200		ns
	Pulse width, reset low	V <sub>IL</sub> (rs, φ) = 0 V	90	2000	
tw(rs)	ruise width, feset low	$V_{IL(rs,\phi)} = -5 V$	20	2000	ns
+ (.)	Pulse width, either clock low	$V_{IL(rs,\phi)} = 0 V$	60	2000	
t <sub>w</sub> (φ) Pulse width	ruise width, either clock low	$V_{IL(rs,\phi)} = -5 V$	40	2000	ns
t <sub>r</sub>	Rise time of reset or either clock			20	ns
tf	Fall time of reset or either clock			20	ns
<sup>t</sup> d(rs-φ)	Delay time, reset high to either clock		60	2000	ns
t <sub>d</sub> (φ-rs)	Delay time, either clock high to reset		0		ns
t <sub>su</sub> (ad)	Address setup time		0		ns
th(ad)	Address hold time		50		ns

read cycle switching characteristics over recommended supply voltage ranges,  $T_A = 0^{\circ} C$  to  $70^{\circ} C$ ,

 $R_{I} = 400 \Omega, C_{I} = 10 pF$ 

PARAMETER		TEST CONDITIONS	MIN MAX	UNIT
	Access time from reset	$V_{IL(rs, \phi)} = 0 V$	150	
'a(rs)	ta(rs) Access time from reset	$V_{IL(rs, \phi)} = -5 V$	130	ns
+	Propagation delay time to output	$V_{1L(rs,\phi)} = 0 V$	90	
<sup>t</sup> p(φ)	Propagation delay time to output	$V_{1L(rs,\phi)} = -5 V$	70	ns

#### read cycle timing diagram




NOTE: All reference points on inputs are 90% and 10% points.

## write cycle timing requirements over recommended supply voltage ranges, $T_A = 0^{\circ} C$ to $70^{\circ} C$

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
•	Write cycle time	$V_{IL(rs,\phi)} = 0 V$	290		
t <sub>c(wr)</sub>	write cycle time	$V_{IL}(rs, \phi) = -5 V$	200		ns
• , ,	Bules width reset law	V <sub>IL</sub> (rs, φ) = 0 V	90	2000	ns
tw(rs)	Pulse width, reset low	$V_{IL(rs,\phi)} = -5 V$	20	2000	7 ''`
* (.)	Pulse width, either clock low	$V_{IL(rs, \phi)} = 0 V$	60	2000	ns
t <sub>w</sub> (φ)	Pulse width, either clock low	$V_{IL(rs, \phi)} = -5 V$	40	2000	
t <sub>r</sub>	Rise time of reset or either clock			20	ns
tf	Fall time of reset or either clock			20	ns
<sup>t</sup> d(rs-φ)	Delay time, reset high to either clock		60	2000	ns
td(φ-rs)	Delay time, either clock high to reset		0		ns
t <sub>su</sub> (ad)	Address setup time		0		ns
* 4	Data setup time	$V_{IL}(rs, \phi) = 0 V$	70		7.0
<sup>t</sup> su(da)	Data setup time	$V_{IL}(rs, \phi) = -5 V$	60		ns
th(ad)	Address hold time		50		ns
th (da)	Data hold time		0		ns

### write cycle timing diagram



NOTE: All reference points on inputs are 90% and 10% points.

## read, modify write cycle timing requirements over recommended supply voltage ranges, $T_A = 0^{\circ}C$ to $70^{\circ}C$


	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
	Dood modifier with surface	$V_{IL(rs, \phi)} = 0 V$	370		
tc(RMW)	Read, modify write cycle time	$V_{IL(rs, \phi)} = -5 V$	290		ns
+ / \	Pulse width, reset low	$V_{IL(rs, \phi)} = 0 V$	90	2000	ns
tw(rs)	r dise width, reset low	$V_{IL(rs, \phi)} = -5 V$	20	2000	113
+	Pulse width, either clock low	$V_{IL(rs, \phi)} = 0 V$	180	2000	
tw(φ)	ruise width, either clock low	$V_{IL(rs, \phi)} = -5 V$	140	2000	ns
t <sub>r</sub>	Rise time of reset or either clock			20	ns
tf	Fall time of reset or either clock			20	ns
td(rs-φ)	Delay time, reset high to either clock		60	2000	ns
t <sub>d</sub> (φ-rs)	Delay time, either clock high to reset		0		ns
tsu (ad)	Address setup time		0		ns
	Data anti-	V <sub>IL(rs, φ)</sub> = 0 V	70		
<sup>t</sup> su(da)	Data setup time	V <sub>IL</sub> (rs, φ) = -5 V	60		ns
th(ad)	Address hold time		50		ns
th (da)	Data hold time		0	•	ns

read, modify write cycle switching characteristics over recommended supply voltage ranges,

 $T_{\Delta}$  = 0°C to 70°C,  $R_{I}$  = 400  $\Omega$ ,  $C_{L}$  = 10 pF


. ^				
	PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
	Access time from reset	$V_{IL(rs, \phi)} = 0 V$	150	
'a(rs)	t <sub>a(rs)</sub> Access time from reset	$V_{IL(rs, \phi)} = -5 V$	130	ns
+ (.)	Propagation delay time to output	$V_{1L(rs, \phi)} = 0 V$	90	J
<sup>1</sup> p(φ)	$t_{p(\phi)}$ Propagation delay time to output	$V_{1L(rs,\phi)} = -5 V$	70	ns ns


## read, modify write cycle timing diagram




NOTE: All reference points on inputs are 90% and 10% points.

#### TYPICAL CHARACTERISTICS







ACCESS TIME FROM RESET

MOS LSI

## TMS 4030 JR, TMS 4050 JR, TMS 4060 JR SMC 4030 JR, SMC 4050 JR, SMC 4060 JR 4096-BIT RANDOM-ACCESS MEMORIES

BULLETIN NO. DL-S 7512276, MAY 1975

#### **EXTENDED TEMPERATURE RANGE AND HI-REL DEVICES**

- 4096 x 1 Organization
- Extended Temperature Range (-55° C to 85° C)
- SMC Type Processed to Class B of MIL-STD-883 per Level III of TI 38510/MACH-IV Program
- Maximum Access Time . . . 300 ns
- Minimum Read or Write Cycle . . . 470 ns
- Minimum Read, Modify Write Cycle:
   710 ns (730 ns for TMS 4050)
- Full TTL Compatibility on All Inputs (No Pull-Up Resistors Needed)
- Single Low-Capacitance Clock

### description

The TMS 4030 JR, TMS 4050 JR, and TMS 4060 JR are extended temperature range (-55°C to 85°C) versions of the TMS 4030 JL, TMS 4050 JL, and TMS 4060 JL. These devices are ideal for critical equipment applications in aerospace, industrial, and military environments.

The SMC 4030 JR, SMC 4050 JR, and SMC 4060 JR are also rated to operate from -55°C to 85°C. These SMC devices are specifically processed and 100% screened to the requirements of Class B of MIL-STD-883 per level III of the Texas Instruments 38510/MACH-IV program.


The SMC series of 4096-bit RAMs receive the following special screening tests:

Precap visual . . . method 2010.2
Stabilization bake . . . method 1006.1
Temperature cycling . . method 1010.1
Centrifuge . . . . method 2001.1
Fine and gross leak . . . method 1014.1
Burn-in for 168 hours at
125°C . . . method 1015.1
Final electrical testing at 25°C and high


Final electrical testing at 25°C and high temperatures

These two series of devices are offered only in ceramic (JR suffix) dual-in-line packages. The 22-pin package (TMS 4030, TMS 4060, SMC 4030, and SMC 4060) inserts in mounting-hole rows on 400-mil centers. The 18-pin package (TMS 4050, SMC 4050) is designed for insertion in mounting-hole rows on 300-mil centers and is ideal for high-density applications.

TMS 4030 JR, TMS 4060 JR SMC 4030 JR, SMC 4060 JR 22-PIN CERAMIC DUAL-IN-LINE PACKAGE (TOP VIEW)



#### TMS 4050 JR, SMC 4050 JR 18-PIN CERAMIC DUAL-IN-LINE PACKAGE (TOP VIEW)



## TMS 4030 JR, TMS 4050 JR, TMS 4060 JR SMC 4030 JR, SMC 4050 JR, SMC 4060 JR 4096-BIT RANDOM-ACCESS MEMORIES

#### operation

For a complete description of the device operation see the appropriate data sheets on the commercial temperature range (0°C to 70°C, JL, NL suffix) 4K RAM products. All timing parameters on these extended-temperature range and high-reliability devices are identical with the associated 300-ns-access-time commercial device types.


For detailed information on processing, refer to TI's MACH IV program and High-Reliability Microelectronics Procurement Specifications, MIL-STD-883.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)


Supply voltage, V <sub>DD</sub> (see Note 1)								-							-0.3 to 20 V
Supply voltage, V <sub>SS</sub> (see Note 1)															-0.3 to 20 V
All input voltages (see Note 1)															-0.3 to 20 V
Chip-enable voltage (see Note 1)															-0.3 to 20 V
Output voltage (operating, with res	spec	t to	٥V	'ss	)										. $-2$ to 7 V
Operating free-air temperature range	ge														–55°C to 85°C
Storage temperature range														_	55°C to 150°C

NOTE: 1. Under absolute maximum ratings, voltage values are with respect to the most negative supply voltage, V<sub>BB</sub> (substrate), unless otherwise noted. Throughout the remainder of this data sheet voltage values are with respect to V<sub>SS</sub>.

### functional block diagram



## TMS 4030/SMC 4030, TMS 4060/SMC 4060



# TMS 4030 JR, TMS 4060 JR SMC 4030 JR, SMC 4060 JR 4096-BIT RANDOM-ACCESS MEMORIES

## recommended operating conditions

PARAMETER	1	MS 4030 MC 4030		TM SM	UNIT		
	MIN	NOM	MAX	MIN	NOM	MAX	1
Supply voltage, V <sub>CC</sub>	4.75	5	5.25	4.75	5	5.25	V
Supply voltage, VDD	11.4	12	12.6	11.4	12	12.6	V
Supply voltage, V <sub>SS</sub>		0			0		V
Supply voltage, V <sub>BB</sub>	-2.7	-3	-3.3	-4.5	-5	-5.5	V
High-level input voltage, VIH (all inputs except chip enable)	2.2		5.25	2.2		5.25	V
High-level chip enable input voltage, VIH(CE)	V <sub>DD</sub> −0.6		V <sub>DD</sub> +1	V <sub>DD</sub> -0.6		V <sub>DD</sub> +1	V
Low-level input voltage, V <sub>IL</sub> (all inputs except chip enable)	-0 <b>.</b> 6†		0.6	-0.6 <sup>†</sup>		0.6	V
Low-level chip enable input voltage, VIL(CE)	-1 <sup>†</sup>		0.6	-1 <sup>†</sup>		0.6	V
Refresh time, t <sub>refresh</sub>			1			1	ms
Operating free-air temperature, TA	-55		85	~55		85	°c

<sup>†</sup>The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only.

## electrical characteristics over full ranges of recommended operating conditions, $T_{\Delta} = -55^{\circ}$ C to $85^{\circ}$ C (unless otherwise noted)

-	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VOH	High-level output voltage	I <sub>O</sub> = -2 mA	2.4		Vcc	V
VOL	Low-level output voltage	I <sub>O</sub> = 3.2 mA	VSS		0.4	V
11	Input current (all inputs except chip enable)	V <sub>I</sub> = 0 to 5.25 V			10	μА
I(CE)	Chip-enable input current	V <sub>I</sub> = 0 to 13.2 V			2	μΑ
IOZ	High-impedance-state (off-state) output current	V <sub>O</sub> = 0 to 5.25 V			10	μΑ
Icc	Supply current from V <sub>CC</sub>	2 Series 74 TTL loads			1	mA
IDD	Supply current from V <sub>DD</sub>	V <sub>IH(CE)</sub> = 12.6 V		30	80	mA
I <sub>DD</sub>	Supply current from VDD, standby	V <sub>IL(CE)</sub> = 0.6 V		20	200	μΑ
IDD(av)	Average supply current from V <sub>DD</sub> during read or write cycle	Minimum cycle time		32		mA
I <sub>DD(av)</sub>	Average supply current from V <sub>DD</sub> during read, modify write cycle	Minimum cycle time		32		mA
IBB	Supply current from V <sub>BB</sub>	V <sub>BB</sub> = MAX <sup>†</sup> , V <sub>CC</sub> = 5.25 V, V <sub>DD</sub> = 12.6 V, V <sub>SS</sub> = 0 V		-5	100	μА

## capacitance at $V_{DD}$ = 12 V, $V_{SS}$ = 0 V, $V_{BB}$ = NOM, $V_{CC}$ = 5 V, $V_{I(CE)}$ = 0 V, $V_{I}$ = 0 V, f = 1 MHz, $T_A = -55^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Ci(ad)	Input capacitance address inputs			5	7	pF
C <sub>i(CE)</sub>	Input capacitance clock input	VI(CE) = 10.8 V		18	22	pF
		V <sub>I(CE)</sub> = -1 V		23	27	
C <sub>i</sub> (CS)	Input capacitance chip-select input			4	6	pF
C <sub>i(data)</sub>	Input capacitance data input			4	6	pF
Ci(R/W)	Input capacitance read/write input			5	7	pF
Co	Output capacitance			5	7	pF

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25^{\circ}$ C.

575

<sup>&</sup>lt;sup>†</sup> All typical values are at  $T_A = 25^{\circ}$  C. <sup>†</sup> MAX = -3.3 V for TMS 4030; -5.5 V for TMS 4060.

# TMS 4050 JR, SMC 4050 JR 4096-BIT RANDOM-ACCESS MEMORIES

### recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>	11.4	12	12.6	l v
Supply voltage, VSS		0		V
Supply voltage, VBB	-4.5	-5	-5.5	V
High-level input voltage, VIH (all inputs except chip enable)	2.2		5.5	V
High-level chip-enable input voltage, VIH(CE)	V <sub>DD</sub> -0.6		V <sub>DD</sub> +1	V
Low-level input voltage, VIL (all inputs except chip enable)	-0.6 <sup>†</sup>		0.6	V
Low-level chip-enable input voltage, VIL(CE)	_1 <sup>†</sup>		0.6	V
Refresh time, t <sub>refresh</sub>			1	ms
Operating free-air temperature, TA	-55		85	°C

<sup>†</sup>The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only.

# electrical characteristics over full ranges of recommended operating conditions, $T_A = -55^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
v <sub>OH</sub>	High-level output voltage	$t_a$ = guaranteed maximum access time, $R_1$ = 2.2 k $\Omega$ to 5.5 V, $C_1$ = 50 pF,	2.4			V
VOL	Low-level output voltage	Load = 1 Series 74 TTL gate	VSS	_	0.4	V
lor	Low-level output current	$t_a$ = guaranteed maximum access time, $C_L$ = 50 pF, $V_{OL}$ = 0.4 V	5			mA
l <sub>l</sub>	Input current (all inputs including I/O except chip enable)	V <sub>I</sub> = -0.6 to 5.5 V			10	μА
I(CE)	Chip-enable input current	V <sub>I</sub> = -1 to 13.2 V			10	μА
IDD	Supply current from VDD	V <sub>IH(CE)</sub> = 13.2 V		35	80	mA
I <sub>DD</sub>	Supply current from VDD, standby	V <sub>IL(CE)</sub> = 0.6 V		10	200	μΑ
IDD(av)	Average supply current from V <sub>DD</sub> during read or write cycle	Minimum cycle timing		32		mA
I <sub>DD(av)</sub>	Average supply current from V <sub>DD</sub> during read, modify write cycle	Minimum cycle timing		32		mA
1 <sub>BB</sub>	Supply current from V <sub>BB</sub>	$V_{BB} = -5.5 \text{ V}, \qquad V_{DD} = 12.6 \text{ V}, \\ V_{SS} = 0 \text{ V}$		5	100	μΑ

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25^{\circ}$ C.

# capacitance at V<sub>DD</sub> = 12 V, V<sub>SS</sub> = 0 V, V<sub>BB</sub> = -5 V, V<sub>I(CE)</sub> = 0 V, V<sub>I</sub> = 0 V, f = 1 MHz, T<sub>A</sub> = $-55^{\circ}$ C to $85^{\circ}$ C (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Ci(ad)	Input capacitance address inputs			 5	7	pF
C <sub>i(CE)</sub>	Input capacitance clock input	V <sub>I(CE)</sub> = 12 V		24	28	pF
		V <sub>I(CE)</sub> = 0 V		29	33	
Ci(R/W)	Input capacitance read/write input			5	7	pF
C(I/O)	I/O terminal capacitance		1	7	9	pF

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25^{\circ}$ C.

- Organization ... 64 Characters of 35 Bits in a 5 x 7 Matrix
- Access Time . . . 250 ns Typical
- Inputs and Outputs Fully TTL-Compatible
- Two Chip-Select Inputs
- 3-State Output Buffers for OR-Ties
- Row Output (Seven 5-Bit Rows in Sequence)


#### description

The TMS 2501 generates 64 USASCII characters for driving a  $5 \times 7$  matrix display. All inputs can be driven directly from Series 74 TTL circuits and the 3-state push-pull output buffers can drive Series 74 TTL circuits without external resistors. The 5-bit row words appear on the odd-numbered outputs with 19 low and on the even-numbered outputs with 19 high. Outputs O1 and O2, O3 and O4, ... O9 and O10 must be externally OR-tied in pairs. CS1 must be high and  $\overline{\text{CS}}2$  low to enable the device.



The TMS 2501 is offered in 24-pin ceramic (JC suffix) or plastic (NC suffix) packages designed for insertion in mounting-hole rows on 600-mil centers. The devices are characterized for operation from -25°C to 85°C.

### functional block diagram



A complete data sheet for the TMS 2500 Series may be obtained by writing directly to:

Marketing and Information Services Texas Instruments Incorporated P.O. Box 5012 MS 308 Dallas, Texas 75222

# TMS 4103 JC, NC 64 x 5 x 7 STATIC USASCII CHARACTER GENERATOR

**MAY 1975** 

- Organization . . . 64 Characters of 35 Bits in a 5 x 7 Matrix
- Access Time . . . 500 ns Typical
- Inputs and Outputs Fully TTL-Compatible
- 7-Bit Input Address
- Open-Drain Output Buffers
- Column Output (Five 7-Bit Columns in Sequence)

### description

The TMS 4103 generates 64 USASCII characters for driving a  $5 \times 7$  matrix display. Output buffers are open-drain and are capable of driving Series 74 TTL circuits without external resistors. All inputs can be driven directly from Series 74 TTL circuits.

The five 7-bit column words appear on O1 through O7 as column select inputs CA through CE are strobed in sequence with a high level pulse. The device is enabled with a high level on I7.


#### (TOP VIEW) 01 28 17 NC 2 27 11 02 3 26 12 NC 4 25 13 О3 5 24 14 NC 6 23 15 04 7 22 CE NC 8 21 CD 05 9 20 CC NC . 10 19 СВ 06 11 18 CA NC 12 17 Vss 07 13 16 16 $V_{DD}$ 14 15 VGG

NC - No Connection

28-PIN CERAMIC AND PLASTIC DUAL-IN-LINE PACKAGES

The TMS 4103 is offered in 28-pin ceramic (JC suffix) or plastic (NC suffix) packages designed for insertion in mounting-hole rows on 600-mil centers. The devices are characterized for operation from -25°C to 85°C.

#### functional block diagram



A complete data sheet for the TMS 4100 Series may be obtained by writing directly to:

Marketing and Information Services Texas Instruments Incorporated P.O. Box 5012 MS 308 Dallas, Texas 75222

# MOS LSI

## TMS 4700 JL, NL 1024-WORD BY 8-BIT READ-ONLY MEMORY


BULLETIN NO. DL-S 7512273, MAY 1975

- 1024 x 8 Organization
- All Inputs and Outputs TTL-Compatible
- Maximum Access Time . . . 450 ns
- Minimum Cycle Time . . . 450 ns
- Typical Power Dissipation . . . 310 mW
- 3-State Outputs for OR-Ties
- Output Enable Control
- Silicon-Gate Technology
- 8-Bit Output for use in Microprocessor Based Systems

#### description

The TMS 4700 JL, NL is an 8,192-bit read-only memory organized as 1024 words of 8-bit length. The device is fabricated using N-channel silicon-gate technology for high speed and simple interface with bipolar circuits. All inputs can be driven by Series 74 TTL circuits with the use of external pull-up resistors and each output can drive one Series 74 TTL circuit

24-PIN CERAMIC AND PLASTIC DUAL-IN-LINE PACKAGES (TOP VIEW)



without external resistors. The data outputs are three-state for OR-tieing multiple devices on a common bus. Two output-enable controls, one customer programmable, allow data to be read. The option on output enable 2 is explained in the section "Software Package".

The TMS 4700 is designed for high-density fixed-memory applications such as logic-function generation and microprogramming. This ROM is supplied in 24-pin dual-in-line ceramic (JL suffix) and plastic (NL suffix) packages designed for insertion in mounting-hole rows on 600-mil centers. The device is characterized for operation from  $0^{\circ}$ C to  $70^{\circ}$ C.

#### operation

#### address (A0-A9)

The address-valid interval determines the device cycle time. The 10-bit positive-logic address is decoded on-chip to select one of 1024 words of 8-bit length in the memory array. A0 is the least-significant bit and A9 the most-significant bit of the word address.

## output enable (OE1 and OE2†)

 $\overline{\text{OE}}1$  is active when it is low. OE2 can be programmed, during mask fabrication, to be active with a high or a low level input. When both output enables are active, all eight outputs are enabled and the eight-bit addressed word can be read. When either output enable is not active, all eight outputs are in a high-impedance state.


#### data out (O1-O8)

The eight outputs must be enabled by both output enable controls before the output word can be read. Data will remain valid until the address is changed or the outputs are disabled. When disabled, the three-state outputs are in a high-impedance state. The outputs will drive TTL circuits without external components.

†Symbol OE2 assumes output enable 2 is programmed active high. If active low, the symbol would be OE2.

#### TMS 4700 JL, NL 1024-WORD BY 8-BIT READ-ONLY MEMORY

#### functional block diagram



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\*

Supply voltage, V <sub>CC</sub> (see Note 1)											-0.3 V to 20 V
Supply voltage, V <sub>DD</sub> (see Note 1)											-0.3 V to 20 V
Supply voltage, V <sub>SS</sub> (see Note 1) .											-0.3 V to 20 V
Operating free-air temperature range											
Storage temperature range											-55°C to 125°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the normally most positive supply, VBB (substrate). Throughout the remainder of this data sheet voltage values are with respect to VSS.

\*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>BB</sub>	-4.75	-5	-5.25	V
Supply voltage, VCC	4.75	5	5.25	V
Supply voltage, V <sub>DD</sub>	11.4	12	12.6	V
Supply voltage, VSS		0		V
High-level input voltage, VIH	3.3		Vcc	V
Low-level input voltage, VIL	V <sub>SS</sub>		0.8	V
Read cycle time, t <sub>c(rd)</sub>	430			ns
Output-enable rise time, tr(OE1) and tr(OE2)		10	20	ns
Output-enable fall time, tf(OE1) and tf(OE2)		10	20	ns
Operating free-air temperature, T <sub>A</sub>	0		70	°C

## TMS 4700 JL, NL 1024-WORD BY 8-BIT READ-ONLY MEMORY

### electrical characteristics over recommended supply voltage ranges, $T_A = 0^{\circ} C$ to $70^{\circ} C$ (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = -1 mA	3.7			V
VOL	Low-level output voltage	I <sub>OL</sub> = 2 mA			0.45	V
Ti	Input current	V <sub>I</sub> = 0 to 6.5 V			±10	μА
I <sub>BB</sub>	Supply current from VBB			-0.1		mA
Icc	Supply current from VCC	Both output enables active		2		mA
IDD	Supply current from V <sub>DD</sub>			25		mA
PD	Power dissipation			310		mW

 $<sup>^{\</sup>dagger}$  All typical values are at T  $_{A}$  = 25  $^{\circ}$  C and nominal voltages.

#### switching characteristics over recommended supply voltage ranges, $T_A$ = 0°C to 70°C

PARAMETER	TEST CONDITIONS	MIN MAX	UNIT
ta(ad) Access time from address		430	ns
ta(OE1) Access time from output enable 1	$C_L = 50 pF$ ,	90	ns
ta(OE2) Access time from output enable 2	1 Series 74 TTL load	130	ns
tpXZ Output disable time from either chip enable		90	ns

#### voltage waveforms



NOTE: Timing points are 90% (high) and 10% (low).

#### TMS 4700 JL, NL 1024-WORD BY 8-BIT READ-ONLY MEMORY

#### SOFTWARE PACKAGE

The TMS 4700 JL, NL is a fixed-program memory in which the programming is performed by TI at the factory during the manufacturing cycle to the specific customer inputs supplied in the format shown. The device is organized as 1024 8-bit words with address locations numbered 0 to 1023. Any 8-bit word can be coded as a 2-digit hexadecimal number between 00 and FF. All stored words and addresses in the following format are coded in hexadecimal numbers. In coding, all binary words must be in positive logic before conversion to hexadecimal. O1 is considered the least-significant bit and O8 the most-significant bit. For addresses A0 is least significant and A9 is most significant.

Every card should include the TI Custom Device Number in the form ZAXXXX (4-digit number to be assigned by TI) in columns 75 through 80.

Output enable 2 is customer programmable. Every card should include in column 74 a 1 if the output is to be enabled with a high-level input at OE2 or a 0 for enabling with a low-level input.

The 1024 coded words must be supplied on 64 cards with 16 2-digit hex numbers per card.

CARD	COLUMN	HEXADECIMAL INFORMATION
1	1–9	BLANK
	10	: (ASCII character colon)
	11-12	10 (specifies 16 words per card)
	13	BLANK
	14-16	Hex address of 1st word on 1st card (0th word, address normally 000)
	17–18	BLANK
	19-20	Oth word in Hex
	•	
	•	
	49-50	15th word in Hex
	51–73	BLANK
04	4.0	DI AANK
64	1–9	BLANK
	10	: (ASCII character colon)
	11–12	10
	13	BLANK
	14–16	Hex address of 1st word on 64th card (1008th word, address normally 3F0)
	17–18	BLANK
	19–20	1008th word in Hex
	•	
	• 49–50	1023rd word in Hex
	49–50 51–73	
	51-/3	BLANK

PRINTED IN U.S.A.

#### MOS LSI

#### TMS 4800 JL, NL 16384-BIT READ-ONLY MEMORY


BULLETIN NO. DL-S 7512260, MAY 1975



- Total TTL-Compatibility
- Maximum Access Time . . . 700 ns
- Minimum Cycle Time . . . 1000 ns
- Typical Power Dissipation . . . 450 mW
- **Open-Drain Output for Wire-OR Configurations**
- 24-Pin 600-Mil Dual-in-Line Packages
- Two Chip-Enable Controls

#### description

The TMS 4800 JL, NL is a 16384-bit read-only memory, organized as either 2048 words of 8-bits or 4096 words of 4-bits. All inputs are TTL-compatible. The eight open-drain outputs must be connected by pull-down resistors to an external negative supply to drive standard TTL circuits. Two output-enable terminals allow each 2048 x 4-bit array to be read independently as 4-bit words or simultaneously as 8-bit words.



Two devices can be OR-tied, with proper choice of programming on the output-enable terminals to be specified by the customer. Addresses may change up to 50 ns after the clock cycle begins. This allows TTL address-decoding circuits to synchronize on the rise of the clock and stabilize during this interval effectively shortening the device read-access time. The TMS 4800 is designed with P-channel enhancement-type technology for high-density, fixed-memory applications such as logic function generation and microprogramming. This ROM is supplied in a ceramic (JL suffix) or plastic (NL suffix) 24-pin package designed for insertion in mounting-hole rows on 600-mil centers.

#### operation

#### address read (AR)

Address read constitutes the master timing signal of the device. After AR goes high, address and output enable inputs latch. The address-read clock is high during the address-valid and output-enable-valid intervals. Data out is valid both before and after AR goes low, since enabled outputs latch during the cycle.

#### address (A1-A11)

Any of the 2048-word addresses are selected by an 11-bit positive-logic binary word, A1 being the least-significant bit progressing through to A11, which is the most-significant bit. Address inputs can change up to 50 ns after the AR clock goes high and must remain valid 250 ns after AR goes high. This input latching feature allows the user to change address while data is being read. These system advantages result from latching of the internal address register during a short address-valid interval.

#### output enable (OE1 and OE2)

The ROM consists of two side-by-side 2048-word-by-4-bit arrays. OE1 enables output terminals O1 through O4 and OE2 outputs O5 through O8 with the two arrays being enabled independently. The user may choose any of four combinations by enabling with either a low or high level on OE1 or OE2. To read 8-bit words with a single address, both OE1 and OE2 must be enabled. For 8-bit readout, two devices may be OR-tied to increase the effective size of the ROM system by programming complementary enable levels on corresponding device terminals.

75


#### operation (continued)

Output terminals on a single device are OR-tied for a 4096-word x 4-bit organization as follows: O1 to O5; O2 to O6; O3 to O7; and O4 to O8. Since the OE1 and OE2 inputs latch internally, the enable signals may change before or during the output data-valid interval. For additional information on OR-ties, see the section on Expanded Memory Configurations.

#### data out (O1-O8)

Outputs O1 through O4 are enabled by OE1 with outputs O5 through O8 enabled by OE2. Output transistors are open-drain and compatible with TTL circuits when connected to an external negative supply through a pull-down resistor. All outputs go low immediately after the rise of AR. A disabled output rises to a high level after a propagation delay following the fall of the AR clock if a high logic level was stored. If devices are OR-tied, an enabled output should be read before AR goes low in order to distinguish a stored high from a high coming from the OR-tied disabled output. Because the outputs latch, data on an enabled output remains valid until the next rise of the AR clock.

#### functional block diagram



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\*

Supply voltage, V <sub>GG</sub> (see Note 1)										-20 to 0.3 V
All input voltages (see Note 1) .										-20 to 0.3 V
Operating free-air temperature range										$.~0^{\circ}$ C to $70^{\circ}$ C
Storage temperature range										-55°C to 150°C

NOTE: 1. Under absolute maximum ratings, voltage values are with respect to V<sub>SS</sub>(substrate). Throughout the remainder of this data sheet voltage values are with respect to a floating ground.

<sup>\*</sup>COMMENT: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>SS</sub>	4.75	5	5.25	V
Supply voltage, VGG	-11	-12	-13	V
High-level input voltage, VIH (all inputs)	V <sub>SS</sub> -1.5		VSS	V
Low-level input voltage, VIL (all inputs) (see Note 2)	4		0.6	V
Read cycle time, t <sub>c(rd)</sub>	1000			ns
Pulse width, address read high, tw(ARH)	500		100000	ns
Pulse width, address read low, tw(ARL)	450			ns
Address-read rise time, t <sub>r</sub> (AR)			40	ns
Address-read fall time, tf(AR)			40	ns
Address-read-high-to-address delay time, t <sub>d</sub> (ARH-ad)			50	ns
Address-read-high-to-output-enable delay time, td(ARH-OE)			50	ns
Address hold time, th(ad)	250			ns
Output-enable hold time, th(OE)	250			ns
Operating free-air temperature, TA	0		70	°c

NOTE 2. The algebraic convention where the most positive limit is designated as maximum is used in this data sheet for logic voltage levels only,

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP‡	MAX	UNIT
۷он	High-level output voltage	I <sub>OH</sub> = 2.4 mA	2.5			V
loL	Low-level output current	V <sub>OL</sub> = 0.4 V			50	μА
1 <sub>1</sub>	Input current (all inputs)	VI = VSS			1	μΑ
ISS	Supply current from VSS			29	40	mA
IGG	Supply current from VGG	****		-29	-40	mA

<sup>‡</sup>All typical values are at  $T_A = 25^{\circ}C$ .


#### switching characteristics over recommended supply voltage range, $T_A = 0^{\circ} C$ to $70^{\circ} C$ (unless otherwise noted)

	PARAMETER	MIN	TYP‡	MAX	UNIT
ta(ad)	Access time from address		550	700	ns
	Propagation delay time, low-to-high level output from	200			
<sup>t</sup> PLH	address read (output disabled)	200			ns
tPD	Propagation delay time from address read to data valid		600	750	ns


 $<sup>\</sup>ddagger$ Typical values are measured at V<sub>SS</sub> = 5 V, V<sub>GG</sub> = -12 V, and T<sub>A</sub> = 25 $^{\circ}$ C.

NOTES: 3. Enabled outputs remain valid until next AR pulse, Disabled outputs may be considered valid until 200 ns after the high-to-low transition of AR.

<sup>4.</sup> All rise and fall times are  $\leq$ 20 ns.



#### **EXPANDED READ-ONLY MEMORY CONFIGURATIONS**



#### SOFTWARE PACKAGE

The TMS 4800 JL, NL is a fixed program memory in which the programming is performed by TI, at the factory during the manufacturing cycle, to the specific customer inputs supplied in the format shown. The device is organized so that it can be used for storing either 2048 words of 8 bits or 4096 words of 4 bits. Words of 8- or 4-bit lengths are read by proper enable levels on OE1 and OE2. Output O1 is the least-significant bit in an 8-bit word, O5 and O1 in 4-bit words. All addresses and stored words in either organization are coded in octal. Any address up to 2048 can be written as a 4-digit octal number. Any 8-bit binary word can be converted to a 3-bit octal number. In coding, all binary words must be in positive logic and right justified before conversion to octal.

Every card must include the following coded information.

Column 73-OE1 enable code

Column 74-OE2 enable code

Columns 75-80 - TI CUSTOM DEVICE NUMBER ZAXXXX (4-DIGIT NUMBER ASSIGNED BY TI)

The output enable (OE) option is programmed on the chip with the customer pattern. A high voltage level enable is specified by a "1" in columns 73 or 74, a low voltage level enable by a "0".

#### 2048-word by 8-bits

#### Code deck format -

Card	Column	Octal Information
1	1-4 5-7 8-10	Octal address (N) of 1st output word on 1st card 1st stored 8-bit word (in octal) 2nd stored 8-bit word (in octal)
	50-52	16th stored 8-bit word (in octal)
. 2	1-4 5-7	Octal address (N $\pm$ 16) of 1st output word on 2nd card 17th stored 8-bit word
	50-52	32nd stored 8-bit word
128	1–4 5–7 •	Octal address (N $\pm$ 2032) of 1st output word on 128th card 2033rd stored 8-bit word
	• 50–52	2048th stored 8-bit word

#### 4096-word by 4-bits

175

Terminals OE1 and OE2 independently enable outputs O1-O4 and O5-O8. Each enable terminal can be programmed to enable with a high or low level input.


To read only 4 bits simultaneously from either set of output terminals, the stored information must be coded as an 8-bit positive logic binary word converted to octal. Each 4-bit binary word is right justified before forming the 8-bit word. In coding, words 1 and 2049, 2 and 2050, . . . and 2048 and 4096 are combined (O8-O5 on the left of O4-O1) as 8-bit words and converted to octal as in the case of the 2048 by 8 coding instructions. This coding format also requires 128 cards with 16 octal words (32 4-bit binary words) per card.

#### **OUTPUT INTERFACE**


#### single resistor TTL interface


# V<sub>GG</sub> = -12 V NOM R1 D01 R1 D08 R1 D08 V<sub>SS</sub> = 5 V NOM R1 = 6.8 kΩ C1 = 15 pF MAX TTL FAN-OUT = 1

#### MOS interface



#### **TYPICAL CHARACTERISTICS**





575

#### MOS LSI

#### TMS 5001 NL 4-MODE DYNAMIC 90-KEY KEYBOARD ENCODER


BULLETIN NO. DL-S 7512274, MAY 1975



- ASR33 Teletype Code
- **Baudot Paper Tape Punch Code**
- N-Key Roll-Over or Lockout Mode
- **Data-Ready Pulsed Output**
- Internal Oscillator
- **Latched Data Outputs**
- Adjustable Key-Noise Protection
- Keyboard Column Leakage Compensation
- Compatible with Reed and Mechanical Switches
- **TTL-Compatible Inputs and Outputs**
- 10-Bit Output Words

#### description

The TMS 5001 NL is an MOS LSI dynamic encoder for use with standard keyboards having up to 90 keys. The encoder is pre-programmed to generate in positive logic two ANSI-standard codes - the logical bit pairing and the typewriter codes - the ASR33 teletype code, and the Baudot paper tape code. The device utilizes a 3600-bit ROM (40 x 90



organization), a 9-row by 10-column key-scanning matrix, driver and sense amplifier interface circuits, a control circuit, a shift-register memory, and an on-chip oscillator with frequency determined by an external resistor and capacitor.

The circuit can operate in the N-key roll-over or N-key lockout mode with external logic control. Key-make and key-break noise is ignored after initial key identification because scanning is terminated for a time interval that can be adjusted with another external capacitor at the delay-node terminal.

One of four key modes is selected by proper input levels at two mode-select terminals. A data-ready pulse is generated to indicate that a key is depressed, the binary word has been encoded, and that word is available at the I/O terminals.

The control inputs are compatible with Series 74 TTL circuits using pull-up resistors. Each data output can drive one Series 74 TTL circuit without external resistors.

The TMS 5001 NL is offered in a 40-pin dual-in-line plastic (NL suffix) package designed for insertion in mounting-hole rows on 600-mil centers. The device is characterized for operation from 0°C to 70°C.

#### operation

575

The TMS 5001 subsystem consists basically of an oscillator, row and column matrix scanners, a control section with memory, and a ROM with buffered outputs.

#### oscillator

The internal oscillator generates two internal clock signals at the oscillator frequency that control the precharge of the column inputs and drive the row and column scanning counters. The oscillator frequency is set by an external resistor connected between the resistor (RES) and common (COM) terminals and an external capacitor connected between the capacitor (CAP) and common (COM) terminals.

#### TMS 5001 NL 4-MODE DYNAMIC 90-KEY KEYBOARD ENCODER

#### operation (continued)

#### row and column matrix scanners

The keyboard is connected to the **column** (C1-C10) inputs and the **row** (R1-R9) outputs. During one half of an oscillator cycle, the column inputs and row outputs are precharged to a negative voltage. In the next half-cycle, the modulo-10-counter column scanner enables one of the ten column-input gates and the modulo-9-counter row scanner allows one row to be connected to V<sub>SS</sub> (nominally 5 V) through an MOS transistor having an impedance of about 600 ohms. If the keyboard switch for that row and column is closed, the column input line capacitance discharges through the MOS load to V<sub>SS</sub>. At a voltage V<sub>SH</sub> (near V<sub>SS</sub>) the key closure is detected and scanning immediately stops. The row and column position is uniquely identified and stored as a single bit in a 90-bit shift register (see control section). Any single key depression is detected within one keyboard scan cycle, which is 90 oscillator or clock cycles. Within one-half clock cycle after detection, the output word becomes valid at the **data out** (DO1-DO10) terminals.

In the roll-over mode, two clock cycles plus one delay-node interval after detection of a depressed key the scanning operation resumes and the next depressed-key location is detected and stored in the memory. Any new output word becomes valid one-half clock cycle after detection. If multiple keys are depressed simultaneously, the scanners will ultimately locate and store all locations in the memory and each output word will become valid in rapid sequence.

In the lockout mode as the delay node voltage drops through VSL, scanning does not resume until the first key is released and the first output remains valid until the second depressed key is detected. Thus the second and subsequent depressed keys are ignored until the first key is released.

In either mode when a key is released, scanning in the next cycle is halted when that key location is reached. The halt signal is obtained from the information in the memory identifying that key location. Key-release noise is therefore ignored until the delay node again precharges to V<sub>SL</sub>. Then scanning resumes and the next depressed key is identified and its location stored in the memory.

#### control section

The delay node (DN) terminal voltage controls the time during which scanning stops after key detection. An external capacitor may be connected between DN and  $V_{DD}$  to lengthen this delay. Key-noise immunity can therefore be adjusted according to the key-switch characteristics.

A high-level data ready (DR) output pulse having a length of one clock cycle appears one-half clock cycle after the output data becomes valid to indicate that the encoded output word is available at the ten outputs.

The lockout/roll-over (LO/ $\overline{RO}$ ) terminal places the device in the lockout operating mode when the LO/ $\overline{RO}$  input is high or in the roll-over mode when LO/ $\overline{RO}$  is low.

#### ROM and output buffers

The row counter output addresses the ROM to generate a unique 10-bit binary word for each of the four modes and each of the 90 key positions. One of the four modes is selected by combinations of high- and low-level inputs at the mode select terminals (MS1 and MS2) as shown in the Character Output Charts.

The data outputs (DO1-DO8) can drive Series 74 TTL circuits without external resistors. Output data becomes valid within one-half clock cycle after a key is detected.

In the lockout mode, output words are latched and data remains valid until all three of the following events occur: 1) the key is released, 2) the delay node precharges to  $V_{SL}$  and scanning starts, and 3) a new key is depressed and detected.

In the roll-over mode, output data remains valid only until the delay node charges to V<sub>SL</sub> and another key is detected. The DR pulse is generated within one cycle after key detection.

#### TMS 5001 NL 4-MODE DYNAMIC 90-KEY KEYBOARD ENCODER


#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\*

Supply voltage, V <sub>DD</sub> (see Note 1) .											-20 V to 0.3 V
Supply voltage, V <sub>GG</sub> (see Note 1) .											-20 V to 0.3 V
Input voltages (all inputs) (see Note 1)											-20 V to 0.3 V
Operating free-air temperature range .											. $0^{\circ}$ C to $70^{\circ}$ C
Storage temperature range											-55°C to 150°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the normally most positive supply, V<sub>SS</sub> (substrate). Throughout the remainder of this data sheet voltage values are with respect to V<sub>DD</sub>.

\*Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### functional block diagram



#### TMS 5001 NL 4-MODE DYNAMIC 90-KEY KEYBOARD ENCODER

#### recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>		0		V
Supply voltage, VGG	-11	-12	-13	V
Supply voltage, VSS	4.75	5	5.25	V
High-level input voltage (MS and LO/RO inputs), VIH	V <sub>SS</sub> -1.6		VSS	V
Low-level input voltage (MS and LO/RO inputs), VIL			SS -3.9	V
Oscillator frequency, fosc	10		100	kHz
Operating free-air temperature, TA	0		70	°c


#### electrical characteristics over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
High-level sense voltage, V <sub>SH</sub>		V <sub>SS</sub> -2.2	V <sub>SS</sub>	V
Low-level sense voltage (see Note 2), VSL		V	'SS -7.8	V
High-level output voltage, data ready and DO outputs, VOH	I <sub>OH</sub> = 100 μA	V <sub>SS</sub> -1	VSS	V
Low-level output voltage, data ready and DO outputs, VOL	I <sub>OL</sub> = 1.6 mA	0	0.5	V
Precharge voltage at column inputs (see Note 2)		V	GG +7.5	V
Supply current from VGG, IGG			-42	mA
Row or column line capacitance	f = 100 kHz		1000	pF


NOTE 2: The algebraic convention where the most positive (least negative) limit is designated as maximum is used in this data sheet for sense and precharge voltage levels only.

#### TYPICAL OPERATING CHARACTERISTICS

#### OSCILLATOR FREQUENCY vs EXTERNAL RESISTANCE AND CAPACITANCE



### DELAY NODE INTERVAL vs EXTERNAL CAPACITANCE



TYPEWRITER PAIRING

NUL 4

NUL

%

5

т Υ

BEL BS LF

STX SO

.b

LF

CR

CR

CR

CR

DEL

DEL

FS

C6 **C**7 C8

6

Λ &

Υ

н

N М

Ν м

U 1 0 Ρ

U

CR

m

1

C9

0

L

> <

8

ĸ

ĸ L

VT FF C10

0

р

MODE<sup>†</sup>

2

0

2

3

0

1

2

3

0

1

2

2

0

1

2

3

0

1

2

0

2

3

0

2

3

. C2 C1

ESC

**ESC** 

ESC

Q W Ε

Q

q

Ā s

Z

Z х С SP В

z

#

+

2 3 9 8 7 LF

9 8 7 LF

9

6 5

6 5 4

3 2

3 2 1 DEL

3 2 1 DEL

MS1

н н

R1 ESC

R2

R3 DC1

R4 SOH DC3 EOT

R5 SUB CAN ETX SP

R6

R7

R8

R9

СЗ C4

ETX

ETX

ETX

ETX 4 NUL 6 7 8 9 0

3 R 5

3

Ε F т

Б v G Н J

D V G

С SP В

8

5

0

0

0

н

ETB ENQ

\$ NUL

R ##

DC2

F

ACK DC4 EM NAK ΗT SI DLE

SYN

SP

7 LF

4

## 4-MODE **DYNAMIC 90-KEY KEYBOARD ENCODER TMS 5001 NL**

## character output charts

	C1	C2	СЗ	C4	C5	C6	<b>C</b> 7	С8	C9	C10	MODE
	ESC		ETX	4	NUL						0
R1	ESC		ETX	\$	NUL		1	1		)	1
٠,	ESC		ETX		NUL					İ	2
	ESC		ETX	4	NUL						3
	1	2	3	R	5	6	7	8	9	0	0
R2	!	"	#	R	%	&		(	)		1
nz				DC2			ļ				2
	1	2	3	r	_ 5	6	7	8	9_	0	3
	Q	w	Ε	F	т	Y	U	1	0	P	0
R3	Q	w	Ε	F	т	Y	υ	1	0	Р	1
113	DC1	ETB	ENQ	ACK	DC4	EM	NAK	нт	SI	DLE	2
	q	w	e	f	t	У	u	i	0	р	3
	Α	S	D	V	G	Н	J	κ	L		0
R4	Α	S	D	V	G	н	J	κ	L		1
	son	DC3	EOT	SYN	BEL	BS	LF	VT	FF		2
	_a	s	d	٧	9	h	j	k	1		3
	Z	×	С	SP	В	N	м				0
R5	Z.	×	С	SP	В	N	М				1
	SUB	CAN	ETX	SP	STX	so	CR	Ι,			2
	z	×	С	SP	b	п	m			l	3
	1	9	8	7	LF			/	•	<b>'</b>	0
R6	/	9	8	7	LF			?	>	<	1
					LF		]			ļ	2
	1	9	8	7	LF.			/	•	•	3
	#	6	5	4	CR	]	!	:	;		0
R7	#	6	5	4	CR	}		•	+		1
			_	١.	CR	GS					2
	#	6	5	4	CR	}	<del> </del>	:	_;_		3
	+	3	2 2	1	DEL	_	[	@			0
R8	+	3	2	1	DEL	-	1 1				1
		3	2	١.	DEL	US	ESC	NUL			2
	+			1	DEL	_	ı	@		<b> </b>	3
	-	•	0	•	` `	^	-				0
R9	-	•	"	•	FS	RS	_	Ì		1	1 2
			0		\ \						3
		•		,	L_`_	^_		L			3

LOGICAL BIT PAIRING

†MODE	MS1	MS2
0	L	L
1	L	н
2	Н	L
3	н	н

## TEXAS POST OFFICE BOX 5012 INSTRUMENTS

ETX 4 NUL

ETX \$ NUL

ETX

ETX

3

#

DC2

ACK DC4

SP

EOT SYN

ETX SP

8

8 7 LF

5 6

2 3

1 DEL

C1 C2 СЗ C4 C5 C6 **C7** 

ESC

ESC

ESC

ESC

Q W E F Т

DC1

Α S D ٧ G Н J

z Х С SP В

# 6 5

ETB ENQ

CAN

9

9 8 7 LF

6 5 4 CR

3 2 1 DEL

3 2 1 DEL

R1

R2

R4 SOH DC3

R5 SUB

R6

R7

R8

R9

ASR33

NUL

NUL

5

% &

BEL

STX

LF

CR

CR

CR

DEL

6

Υ υ

EM

BS

NAK HT

LF

C8

8 9 0

 $\wedge$ 

so

RS GS FS

ÇR FF

>

Ρ

@

DLE

NUL US

C9 C10 MODE†

## 4-MODE SMT 5001 NL **DYNAMIC 90-KEY KEYBOARD ENCODER**

## character output charts

0

1

2

3

0

1

2 3

0

2 3

0

2

3

0

1

2

3

0

1

2

3

0

2

3

0

1

2

3 0

2 3

VT ESC

L

<

ō

SI

BAU	וטטו					
C5	C6	C7	C8	C9	C10	MODE <sup>†</sup>
		1				0
		1	ĺ '			1
	SP	LTRS	LF	CR	Р	2
						3
						0
						1
R	Т	Y	υ	1	0	2
						3
						0
						1
						2
						3
						0
	'		1			1
						2
						3
						0
						1
						2
						3
						0
		н	J	.,	١.	1
	G	, н	J	K	L	2
						3 0
						1
		v	В	N	м	2
		*		14	"	3
						0
						1
						2
						3
	-	-				0
	l ,					1
		Р	CR	LF	LTRS	2
				1		3

7			T						1
						] ,			0
		FIGS		SP	LTRS	LF	CR	Р	1 2
				Ŭ.	211.0	-'	0,,	'	3
								_	0
			,						1
	E		R	Т	Υ	υ	1	0	2
_									3
									0
									1 2
									3
				-					0
									1
									2
								L	3
									0
									1
									2 3
								-	0
									1
	D	F		G	н	J	к	L,	2
									3
									0
									1
	×	С			V	В	N	М	2
_									3
									1
	CR	Р							2
									3
							_		0
									1
	LTRS	SP			P	CR	LF	LTRS	2
	l								3

**BAUDOT** 

C2

LF

R1

R2

R3

R4

R5

R6

R7

R9

FIGS

LTRS LF

CR LF

†MODE MS1 MS2 L L Н L

2

3

н L

н н

Q W C3 C4

†MODE	MS1	MS2
0	L	L
1	Ł	Н
2	Н	L
3	н	н

	•	1 0				
- 1		0				
-		0				
MODE	MS1	MS2				
MODE 0	MS1 L	MS2 L				
	_	_				
0	L	L				
0	L Ł	L H				

- DC to 2.5-MHz Operation
- Static Configuration
- Inputs and Outputs Fully TTL-Compatible
- **Push-Pull Output Buffers**
- Power Supplies . . . 5 V, -12 V
- Low-Threshold Technology

#### description


The TMS 3101 LC, NC is a dual 100-bit static shift register with independent inputs and outputs for each register. Two external clocks are common to both registers. All inputs and outputs are fully compatible with Series 74 TTL and require no external resistors.

The TMS 3101 is offered in 10-pin TO-100 (LC suffix) and 16-pin dual-in-line plastic (NL suffix) packages. The 16-pin package is designed for insertion in mounting-hole rows on 300-mil centers.


#### applications


The TMS 3101 can be used in display, terminal, and card read/punch equipment.

#### functional block diagram



TO-100 HERMETICALLY SEALED PACKAGE





A complete data sheet may be obtained by writing directly to:

Marketing and Information Services Texas Instruments Incorporated P.O. Box 5012 MS 308 Dallas, Texas 75222

#### MOS LSI

## TMS 3112 JC, NC; TMS 3122 JC, NC; TMS 3123 JC, NC HEX 32-BIT STATIC SHIFT REGISTERS

BULLETIN NO. DL-S 7512261, MAY 1975

- DC to 2-MHz Operation
- Static Configuration
- Single TTL-Compatible Clock
- Inputs and Outputs are Fully TTL-Compatible
- Single-Ended (Open-Drain) Buffers
- On-Chip Recirculate Logic
- Gated-Output Control (TMS 3112, TMS 3123)
- Power Supplies . . . 5 V, −12 V
- MOS Low-Threshold P-Channel Technology

#### description

The TMS 3112, TMS 3122, and TMS 3123 JC, NC are 6-channel by 32-bit shift registers on a single monolithic chip with separate inputs and outputs and a common recirculate control. The TMS 3112 and TMS 3123 feature a common output gating control. The clock and all inputs can be driven directly from Series 74 TTL circuits and all outputs are capable of driving one Series 74 TTL circuit.

Cross-coupled inverters (flip-flops) are employed to implement each bit storage location. This static design allows input data rates from dc to 2 MHz and long-term data storage.


P-channel enhancement-type low-threshold processing has been employed to reduce power dissipation and provide simple interfaces with bipolar circuits.

The TMS 3122 and TMS 3123 are offered in 16-pin and 18-pin dual-in-line packages, respectively. The TMS 3112 is offered in a 24-pin dual-in-line package. All three devices are available in ceramic (JC suffix) or plastic (NC suffix) packages. The 16- and 18-pin packages are designed for insertion in mounting-hole rows on 300-mil centers. These devices are characterized for operation from  $-25^{\circ}\mathrm{C}$  to  $85^{\circ}\mathrm{C}$ .

#### applications

The TMS 3112, TMS 3122 and TMS 3123 can be used in printers, terminals, and peripheral (IBM System 3) applications where 32, 64, or 96 bits of serial storage are needed.

#### CERAMIC AND PLASTIC DUAL-IN-LINE PACKAGES



NOTE: The TMS 3122 and TMS 3123 are compatible pin for pin except for output gate control, which necessitates one extra pin.


## TMS 3112 JC, NC; TMS 3122 JC, NC; TMS 3123 JC, NC HEX 32-BIT STATIC SHIFT REGISTERS

#### operation

Transfer of data into and out of the shift register occurs on the low-to-high transition of the clock. Input data must be set up a minimum time before the low-to-high transition and must be held for a minimum time after that transition. For long-term data storage, the clock must be maintained high, and in this mode the recirculate and data input levels may change without affecting the data output levels.

Recirculate occurs on the low-to-high clock transition with the recirculate control high. The recirculate control level must be set up a minimum time before this transition and held a minimum time after the transition. Data is entered with the recirculate control low. During recirculation, data is continuously available at the outputs when the output gate control is low. A high level on the output gate control forces all outputs low. Data inputs are inhibited during recirculation.

#### functional block diagram



#### **FUNCTION TABLE**

RECIRCULATE	INPUT	FUNCTION
Н	L	Recirculate
н	н	Recirculate
L	L	L is written
L	н	H is written

H = high level L = low level

NOTE: TMS 3122 does not have output gating.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\*

Supply voltage, V <sub>GG</sub> (see Note 1)												-20 V to 0.3 V
Clock input voltage (see Note 1) .												-20 V to 0.3 V
Data input voltage (see Note 1) .												-20 V to 0.3 V
Operating free-air temperature range												$-25^{\circ}$ C to $85^{\circ}$ C
Storage temperature range								_		_		-55°C to 150°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the normally most-positive supply, V<sub>SS</sub> (substrate). Throughout the remainder of this data sheet voltage values are with respect to a floating ground.

\*Comment: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## TMS 3112 JC, NC; TMS 3122 JC, NC; TMS 3123 JC, NC HEX 32-BIT STATIC SHIFT REGISTERS

#### recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, VGG	-11	-12	-13	V
Supply voltage, VSS	4.75	5	5.25	V
High-level input voltage, VIH	V <sub>SS</sub> -1.3		VSS	V
High-level clock voltage, V <sub>IH</sub> (φ)	V <sub>SS</sub> -1.3		VSS	V
Low-level input voltage, V <sub>1L</sub>			V <sub>SS</sub> -4	V
Low-level clock voltage, V <sub>IL</sub> (φ)			V <sub>SS</sub> -4	V
Clock pulse transition time, low-to-high-level, t <sub>TLH</sub> (φ)			5000	ns
Clock pulse transition time, high-to-low-level, t <sub>THL</sub> (φ)			5000	ns
Pulse width, clock high, t <sub>W</sub> ( $\phi$ H)	300		00	ns
Pulse width, clock low, t <sub>W</sub> (φL)	150		50000	ns
Recirculate pulse width, tw(rec)	250			ns
Data setup time, t <sub>su(da)</sub>	60			ns
Recirculate setup time, t <sub>su(rec)</sub>	120			ns
Data hold time, th(da)	60			ns
Recirculate hold time, th(rec)	100			ns
Clock frequency, $f_{\phi}$	0		2	MHz
Operating free-air temperature, TA	-25		85	°c

#### electrical characteristics under nominal operating conditions, $T_A = -25^{\circ} C$ to $85^{\circ} C$ (unless otherwise noted)

	PARAMETER	TEST CON	IDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output voltage	$R_L = 7.5 \text{ k}\Omega \text{ to}$	√GG	V <sub>SS</sub> -1			V
VOL	Low-level output voltage	R <sub>L</sub> = 7.5 kΩ to $^{\circ}$ l <sub>OL</sub> $\approx$ -1.6 mA	VGG,			0.6	V
11	Input current (all inputs)	V <sub>I</sub> = 0 V				-500	nA
IGG	Supply current from V <sub>GG</sub>	Load = 1 TTL ga f = 1 MHz,	te (see Note 2), T <sub>A</sub> = 25°C		-15	-25	mA
ISS	Supply current from V <sub>SS</sub>	Load = 1 TTL ga f = 1 MHz,	te (see Note 2), T <sub>A</sub> = 25°C		25	30	mA
PD	Power dissipation	Load = 1 TTL ga f = 1 MHz,	te (see Note 2), T <sub>A</sub> = 25°C		425	500	mW
Ci	Input capacitance, all inputs except clock	VI = VSS,	f = 1 MHz		5	7	pF
C <sub>i(<math>\phi</math>)</sub>	Clock input capacitance	$V_{I(\phi)} = V_{SS}$	f = 1 MHz		6	7	pF

<sup>&</sup>lt;sup>†</sup>AII typical values are at  $T_A = 25^{\circ}C$ .

NOTE 2: For final test purposes, a worst-case TTL load is simulated by a load of 2.7 k $\Omega$  and a capacitance of 10 pF,


#### switching characteristics under nominal operating conditions, $T_A = -25^{\circ} C$ to $85^{\circ} C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low-to-high- level output from clock	R <sub>L</sub> = 7.5 k $\Omega$ to V <sub>GG</sub> ,		350	440	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low- level output from clock	C <sub>L</sub> = 70 pF		350	440	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high- level output from output control	$R_L = 7.5 \text{ k}\Omega$ to $V_{GG}$ ,		180	250	ns
<sup>‡</sup> PHL	Propagation delay time, high-to-low- level output from output control	C <sub>L</sub> = 70 pF		180	250	ns

 $<sup>^{\</sup>dagger}$  All typical values are at T  $_{A}=25^{\circ}$  C.

## TMS 3112 JC, NC; TMS 3122 JC, NC; TMS 3123 JC, NC HEX 32-BIT STATIC SHIFT REGISTERS

#### voltage waveforms



NOTE: Measurements are made at 90% (high) and 10% (low) timing points.


## TMS 3113 JC, NC; TMS 3114 JC, NC DUAL 133-, 128-BIT STATIC SHIFT REGISTERS

BULLETIN NO. DL-S 7512262, MAY 1975

- DC to 2-MHz Operation
- Static Configuration
- Single TTL-Compatible Clock
- Inputs and Outputs Fully TTL-Compatible
- On-Chip Recirculate Logic
- Power Supplies . . . 5 V, −12 V
- Low-Threshold Technology

#### description

The TMS 3113 JC, NC and TMS 3114 JC, NC are dual static shift registers with independent input, output, and recirculate controls for each register. A single-phase clock is common to both registers. The clock and all inputs can be driven from Series 74 TTL circuits and each output can drive one Series 74 TTL circuit.



Three clocks are generated internally. Cross-coupled inverters (flip-flops) are employed to implement each bit storage location. This static design allows data rates from dc to 2 MHz and long-term data storage.

P-channel enhancement-type low-threshold processing has been employed to reduce power dissipation and provide simple interfaces with bipolar circuits.

The TMS 3113 and TMS 3114 are offered in 16-pin dual-in-line ceramic (JC suffix) or plastic (NC suffix) packages designed for insertion in mounting-hole rows on 300-mil centers. These devices are characterized for operation from -25°C to 85°C.

#### applications


The TMS 3113 and TMS 3114 can be used in printers, peripherals, and display equipment.

#### operation

Transfer of data into and out of the shift register occurs on the low-to-high transition of the clock. Input data must be set up a minimum time before the low-to-high transition and must be held for a minimum time after that transition. For long-term data storage, the clock must be maintained high, and in this mode the recirculate and data input levels may change without affecting the data output levels.

Data recirculation is accomplished by externally connecting each output to the corresponding input. Recirculate occurs on the low-to-high clock transition with the recirculate control high. The recirculate control level must be set up a minimum time before this transition and held a minimum time after the transition. Data is entered with the recirculate control low. During recirculation, data is continuously available at the outputs and data inputs are inhibited.

## TMS 3113 JC, NC; TMS 3114 JC, NC DUAL 133-, 128-BIT STATIC SHIFT REGISTERS



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\*

Supply voltage V <sub>DD</sub> (see Note 1)												-6 V to 0.3 V
Supply voltage VGG (see Note 1)			•									-20 V to 0.3 V
Clock input voltage (see Note 1) .												-15 V to 0.3 V
Data input voltage (see Note 1) .												
Operating free-air temperature range												
Storage temperature range					-							-55°C to 150°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the normally most-positive supply, V<sub>SS</sub> (substrate). Throughout the remainder of this data sheet voltage values are with respect to V<sub>DD</sub>.

#### recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>		0		V
Supply voltage, V <sub>GG</sub>	-11	-12	-13	V
Supply voltage, V <sub>SS</sub>	4.75	5	5.25	V
High-level input voltage, VIH	3.5			V
High-level clock input voltage, V <sub>IH</sub> (φ)	3.5			V
Low-level input voltage, VIL			0.6	V
Low-level clock input voltage, V <sub>IL</sub> (φ)			0.6	V
Clock pulse transition time, low-to-high-level, t <sub>TLH</sub> (φ)		0.02	5	μs
Clock pulse transition time, high-to-low-level, t <sub>THL</sub> (φ)		0.02	5	μs
Pulse width, clock high, t <sub>W</sub> ( $\phi$ H)	330		∞	ns
Pulse width, clock low, t <sub>W</sub> (φL)	130		50000	ns
Data setup time, t <sub>su(da)</sub>	100			ns
Recirculate setup time, t <sub>su(rec)</sub>	100			ns
Data hold time, th(da)	100			ns
Recirculate hold time, th(rec)	150			ns
Clock frequency, $f_{\phi}$	0		2	MHz
Operating free-air temperature, TA	-25		85	°c

<sup>\*</sup>Comment: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### TMS 3113 JC, NC; TMS 3114 JC, NC **DUAL 133-, 128-BIT STATIC SHIFT REGISTERS**

#### electrical characteristics under nominal operating conditions, $T_A = -25^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = 0.2 mA	4			V
VOL	Low-level output voltage	1 <sub>OL</sub> = 1.6 mA			0.5	V
Ц	Input current (all inputs)	V <sub>I</sub> = 0.6 V			-500	nA
IGG	Supply current from VGG	Load = 1 TTL gate (see Note 2)		-17		mA
ISS	Supply current from VSS	Load = 1 TTL gate (see Note 2)		32		mA
PD	Power dissipation	Load = 1 TTL gate (see Note 2)		360		mW
Ci	Input capacitance, all inputs except clock	V <sub>1</sub> = 5 V, f = 1 MHz		8	12	pF
$C_{i(\phi)}$	Clock input capacitance	$V_{I(\phi)} = 5 \text{ V},  f = 1 \text{ MHz}$		9	13	pF

<sup>&</sup>lt;sup>†</sup>All typical values are at T<sub>A</sub> = 25°C.

NOTE 2: For final test purposes, a worst-case TTL load is simulated by a load of 2.7 k $\Omega$  and a capacitance of 10 pF.


#### switching characteristics under nominal operating conditions, TA = -25°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
	Propagation delay time, low-to-high-level	1 Series 74 TTL Load + 10 pF		200	050	
tPLH	output from clock	OR		300	350	ns
	Propagation delay time, high-to-low-level	10 MΩ + 10 pF (MOS Load)		222	050	
<sup>t</sup> PHL	output from clock	(see Note 3)		300	350	ns

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25^{\circ}$ C.

NOTE 3: For final test purposes, a worst-case TTL load is simulated by a load of 2.7 k $\Omega$  and a capacitance of 10 pF. A worst-case MOS load is simulated by a load of 10 M $\Omega$  and 10 pF. All loads are connected between output and VSS.

#### voltage waveforms




NOTE: Timing points are at 90% (high) and 10% (low) unless otherwise noted.

#### MOS LSI

## TMS 3120 JC, NC; TMS 3121 JC, NC QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS

BULLETIN NO. DL-S 7512267, MAY 1975

- DC to 2.5-MHz Operation
- Static Configuration
- Single TTL-Compatible Clock
- Inputs and Outputs Fully TTL-Compatible
- Push-Pull Output Buffers
- On-Chip Recirculate Logic
- Power Supplies . . . 5 V, −12 V
- Low-Threshold MOS Technology



#### description

The TMS 3120 and TMS 3121 are quad 80-bit and quad 64-bit shift registers with independent inputs, outputs, and recirculate controls for each register. A single-phase clock is common to all registers. The clock and data inputs can be driven from Series 74 TTL circuits and the push-pull output buffers can drive one TTL load or low-level MOS loads without external pull-up resistors.

Cross-coupled inverters (flip-flops) are employed to implement each bit storage location. This static design allows input data rates from dc to 2.5 MHz and long-term data storage.

P-channel enhancement-type low-threshold processing has been employed to reduce power dissipation and provide simple interface with bipolar circuits.

The TMS 3120 and TMS 3121 are offered in 16-pin dual-in-line ceramic (JC suffix) or plastic (NC suffix) packages designed for insertion in mounting-hole rows on 300-mil centers. These devices are characterized for operation from  $-25^{\circ}$ C to  $85^{\circ}$ C.

#### applications

The TMS 3120 can be used in card punch, key-to-tape, key-to-disk, printer, and CRT display equipment for both 40-and 80-column applications. The TMS 3121 is used in general purpose buffer memories.


#### operation

Transfer of data into and out of the shift register occurs on the high-to-low transition of the clock. Input data must be set up a minimum time before the high-to-low clock transition and must be held for a minimum time after that transition. For long term data storage, the clock must be maintained low, and in this mode the recirculate and data input levels may change without affecting the data output levels.

Recirculate occurs on the high-to-low clock transition with the recirculate control high. The recirculate control must be set up a minimum time before this transition and held a minimum time after the transition. Data is entered with the recirculate control low. During recirculation, data is continuously available at the output and the data input is inhibited.

## TMS 3120 JC, NC; TMS 3121 JC, NC QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS

#### functional block diagram



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\*

Supply voltage, V <sub>DD</sub> (see Note 1)													-20 V to 0.3 V
Supply voltage, V <sub>GG</sub> (see Note 1)													-20 V to 0.3 V
Clock input voltage (see Note 1) .													-20 V to 0.3 V
Data input voltage (see Note 1) .													-20 V to 0.3 V
Operating free-air temperature range	•												–25°C to 85°C
Storage temperature range			_			_		_		_	_		-55°C to 150°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the normally most-positive supply, VSS (substrate). Throughout the remainder of this data sheet voltage values are with respect to VDD.

#### recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>		0		V
Supply voltage, V <sub>GG</sub>	-11	-12	-13	V
Supply voltage, V <sub>SS</sub>	4.75	5	5.25	V
High-level input voltage, VIH	V <sub>SS</sub> −1.6			V
High-level clock input voltage, V <sub>IH(φ)</sub>	V <sub>SS</sub> -1.6			V
Low-level input voltage, VIL			0.8	V
Low-level clock input voltage, V <sub>IL(φ)</sub>			0.8	V
Clock pulse transition time, low-to-high-level, t <sub>TLH</sub> (φ)			10	μs
Clock pulse transition time, high-to-low-level, t <sub>THL</sub> (φ)			10	μs
Pulse width, clock high, t <sub>W</sub> (φH)	200		100000	ns
Pulse width, clock low, $t_W(\phi L)$	200			ns
Data setup time, t <sub>su(da)</sub>	190			ns
Recirculate setup time, t <sub>su(rec)</sub>	190			ns
Data hold time, th(da)	90			ns
Recirculate hold time, th(rec)	90			ns
Clock frequency, f <sub>\phi</sub> (see Note 2)	0		2.5	MHz
Operating free-air temperature, TA	-25		85	°C

NOTE 2: For cascading, data input frequency = 2 MHz maximum.

<sup>\*</sup>Comment: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### TMS 3120 JC, NC; TMS 3121 JC, NC QUADRUPLE 80-, 64-BIT STATIC SHIFT REGISTERS

#### electrical characteristics under nominal operating conditions, TA = -25°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
νон	High-level output voltage	Ι <sub>ΟΗ</sub> = 100 μΑ	V <sub>SS</sub> -1 V <sub>SS</sub>	-0.5		V
VOL	Low-level output voltage	I <sub>OL</sub> = 1.6 mA		0.2	0.4	V
lj.	Input current (all inputs)	V <sub>I</sub> = 0			-0.1	μΑ
I <sub>GG</sub>	Supply current from VGG	Load = 1 TTL gate (see Note 3) f = 1 MHz, T <sub>A</sub> = 25°C		-10	-15	mA
I <sub>SS</sub>	Supply current from VSS	Load = 1 TTL gate (see Note 3) f = 1 MHz, T <sub>A</sub> = 25°C		30	35	mA
PD	Power dissipation	Load = 1 TTL gate (see Note 3) f = 1 MHz, T <sub>A</sub> = 25°C			355	mW
Ci	Input capacitance, all inputs except clock	V <sub>I</sub> = V <sub>SS</sub> , f = 1 MHz		3.5	5	pF
Ci(\phi)	Clock input capacitance	$V_{I(\phi)} = V_{SS}$ , $f = 1 \text{ MHz}$		3.5	5	pF


 $^\dagger$ All typical values are at T $_A$  = 25 $^\circ$ C. NOTE 3: For test purposes, a TTL load is simulated by a load of 2.7 k $\Omega$  and 20 pF between the output and VSS.

#### switching characteristics under nominal operating conditions, $T_A = -25^{\circ} C$ to $85^{\circ} C$

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output from clock	1 Series 74 TTL Load + 10 pF	100	400	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output from clock	(see Note 4)	100	400	ns
tPLH	Propagation delay time, high-to-low-level output from clock	$R_L = 10 M\Omega$ , $C_L = 10 pF (MOS Load)$ ,	100	300	ns
<sup>t</sup> PHL	Propagation delay time, low-to-high-level output from clock	(see Note 4)	100	300	ns

NOTE 4: For final test purposes, a worst-case TTL load is simulated by a load of 2.7 kΩ and a capacitance of 10 pF. A worst-case MOS load is simulated by a load of 10 M $\Omega$  and 10 pF. All loads are connected between output and VSS.

#### voltage waveforms



NOTE: For the clock input and output data, timing points are 90% (high) and 10% (low). All other timing points are at 50%.

575

MOS LSI

## TMS 3126, 3127, 3128, 3129, 3130, 3131, 3132 LC, NC DUAL 96-, 100-, 128-, 132-, 133-, 136-, 144-BIT STATIC SHIFT REGISTERS

BULLETIN NO. DL-S 7512263, MAY 1975


- DC to 2.5-MHz Operation
- Static Configuration
- Single TTL-Compatible Clock
- Inputs and Outputs Fully TTL-Compatible
- Push-Pull Output Buffers
- On-Chip Recirculate Logic
- Power Supplies . . . 5 V, -12 V
- Seven Standard Bit Lengths

#### description


This series is a family of MOS dual static shift registers. These circuits are monolithically constructed by use of thick-oxide techniques and P-channel enhancement-type transistors, which allow TTL-compatibility for ease of system design.

An on-chip clock generator provides three internal phases from a single external TTL-level clock. All inputs including the low-capacitance clock can be driven directly from Series 74 TTL circuits without the need for pull-up resistors. The push-pull outputs are compatible with Series 74 TTL and have a fan-out

TO-99 HERMETICALLY SEALED PACKAGE (TOP VIEW)



#### 8-PIN PLASTIC DUAL-IN-LINE PACKAGE (TOP VIEW)



capability of one TTL load. A current limiter has been incorporated in the output buffers to reduce power dissipation when driving bipolar logic. No external components are needed for TTL interface.

Cross-coupled inverters (flip-flops) are employed to implement each bit storage location. This static design allows input data rates from dc to 2.5 MHz and long-term data storage. Recirculate logic has been incorporated on the chip to simplify system design.

These devices are offered in the TO-99 hermetically sealed package (suffix LC) and in the 8-pin dual-in-line plastic package (suffix NC). The 8-pin dual-in-line package is designed for insertion in mounting-hole rows on 300-mil centers. These devices are characterized for operation from  $-25^{\circ}$ C to  $85^{\circ}$ C.

#### applications

Various bit lengths are offered to cover most computer peripheral applications such as printers, buffer memories, and CRT refresh memories.

#### operation

Transfer of data into and out of the shift registers occurs on the low-to-high transition of the clock. Input data must be set up a minimum time before the low-to-high clock transition and must be held for a minimum time after that transition. For long-term data storage, the clock must be maintained high, and in this mode the recirculate and data input levels may change without affecting the data output levels.

Recirculate occurs on the low-to-high clock transition with the recirculate control low. The recirculate control must be set up a minimum time before this transition and held a minimum time after the transition. Data is entered with the recirculate control high. During recirculation, data is continuously available at the output and the data input is inhibited.

## TMS 3126, 3127, 3128, 3129, 3130, 3131, 3132 LC, NC DUAL 96-, 100-, 128-, 132-, 133-, 136-, 144-BIT STATIC SHIFT REGISTERS

# functional block diagram N BIT REGISTER O PUSHPULL BUFFER OUT 1 CLOCK CLOCK GENERATOR OUT 2 N BIT REGISTER O PUSHPULL BUFFER OUT 2

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\*

Supply voltage, V <sub>GG</sub> (see Note 1)											-20 V to 0.3 V
Clock input voltage (see Note 1) .											-20 V to 0.3 V
Data input voltage (see Note 1) .											-20 V to 0.3 V
Operating free-air temperature range											$-25^{\circ}$ C to $85^{\circ}$ C
Storage temperature range											$-55^{\circ}$ C to $150^{\circ}$ C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the normally most-positive supply, V<sub>SS</sub> (substrate). Throughout the remainder of this data sheet voltage values are with respect to a floating ground.

\*Comment: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

575

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, VGG	-11	-12	-13	V
Supply voltage, VSS	4.5	5	5.5	V
High-level input voltage, VIH	V <sub>SS</sub> -1.8			V
Low-level input voltage, VIL		V	SS -3.9	V
Clock pulse transition time, low-to-high level, tTLH(\$\phi\$)		0.02	5	μs
Clock pulse transition time, high-to-low level, t <sub>THL</sub> (φ)		0.02	5	μs
Pulse width, clock high, t <sub>W</sub> ( $\phi$ H)	300			ns
Pulse width, clock low, t <sub>W</sub> (φL)	100	1	000000	ns
Recirculate pulse width, tw(rec)	125			ns
Data setup time, t <sub>su(da)</sub>	80			ns
Recirculate setup time, t <sub>su(rec)</sub>	100			ns
Data hold time, th(da)	80			ns
Recirculate hold time, th(rec)	25			ns
Clock frequency, $f_{\phi}$	0		2.5	MHz
Operating free-air temperature, TA	-25		85	°c

## TMS 3126, 3127, 3128, 3129, 3130, 3131, 3132 LC, NC DUAL 96-, 100-, 128-, 132-, 133-, 136-, 144-BIT STATIC SHIFT REGISTERS

### electrical characteristics under nominal operating conditions, $T_A = -25^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = 0.2 mA		4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 1.6 mA				0.4	V
11	Input current (all inputs)	V <sub>I</sub> = 0.8 V				-500	nA
los	Short-circuit output current	V <sub>O</sub> = 0 V,	V <sub>GG</sub> = -11 V			-10	mA
IGG	Supply current from V <sub>GG</sub>	f = 2.5 MHz,	1 TTL load (see Note 2)		-22	-30	mA
PD	Power dissipation	f = 2.5 MHz,	1 TTL load (see Note 2)		374	510	mW
Ci	Input capacitance, all inputs except clock	V <sub>I</sub> = 5 V,	f = 1 MHz		3.5	5	pF
C <sub>i (φ)</sub>	Clock input capacitance	$V_{I(\phi)} = 5 V$ ,	f = 1 MHz		3.5	5	pF

 $<sup>^{\</sup>dagger}$  All typical values are at  $T_A = 25^{\circ}$  C.


NOTE 2: For test purposes, a TTL load is simulated by a load of 2.7 k $\Omega$  and 20 pF between the output and VSS.

#### switching characteristics under nominal operating conditions, $T_A = -25^{\circ} C$ to $85^{\circ} C$

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
	Propagation delay time, low-to-high-			050	
<sup>t</sup> PLH	level output from clock			250	ns
	Propagation delay time, high-to-low-	Load = 1 TTL gate (see Note 3)		050	
<sup>t</sup> PHL	level output from clock			250	ns

NOTE 3: For test purposes, a TTL load is simulated by a load of 2.7 k $\Omega$  and 20 pF between the output and VSS.

#### voltage waveforms




NOTE: All timing measurements are made at 10% or 90% points.

#### TMS 3133 NC **1024-BIT STATIC SHIFT REGISTER**

BULLETIN NO. DL-S 7512264, MAY 1975



- Static Configuration
- Single TTL-Compatible Clock
- Inputs and Outputs Fully TTL-Compatible
- **Push-Pull Output Buffers**
- Power Supplies . . . 5 V, −12 V
- MOS Low-Threshold P-Channel Technology



#### description

The TMS 3133 NC is a 1024-bit static shift register designed with on-chip pull-up resistors on the inputs and the low-capacitance clock. The input can be driven directly from Series 74 TTL circuits without the use of external components. The push-pull output buffer will drive a TTL or MOS load without external components.

Two input terminals are provided. Data can be entered in either input depending on the state of the input select control. Cross-coupled inverters (flip-flops) are employed to implement each bit storage location. This static design allows input data rates from dc to 2 MHz and long-term data storage.

Ion-implant depletion-type P-channel low-threshold processing has been employed to reduce power dissipation and provide simple interfaces with bipolar circuits.

The TMS 3133 NC is offered in an 8-pin plastic (NC suffix) package designed for insertion in mounting-hole rows on 300-mil centers. The device is characterized for operation from -25°C to 85°C.

#### applications

The TMS 3133 NC is ideally suited for applications requiring a long serial memory where ease of use and low overhead circuitry are required. These applications include low-cost sequential-access memories, CRT refresh memories, drum memory replacements, and delay lines.

#### operation


Transfer of data into and out of the shift register occurs on the high-to-low transition of the clock. Input data must be set up a minimum time before the high-to-low transition and must be held for a minimum time after that transition. For long-term data storage, the clock must be maintained low, and in this mode the input select and data input levels may change without affecting the data output levels.

Data recirculation is accomplished by externally connecting the output to either input. Recirculate occurs on the high-to-low clock transition with the input select control set to enter data at the input connected to the output. The input select control level must be set up a minimum time before this transition and held a minimum time after the transition. During recirculation, data is continuously available at the output and the unselected data input is inhibited.

575

#### TMS 3133 NC 1024-BIT STATIC SHIFT REGISTER

#### functional block diagram



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\*

Supply voltage, V <sub>DD</sub> (see Note 1)							•,					-20 V to 0.3 V
Supply voltage, V <sub>GG</sub> (see Note 1)												
Clock input voltage (see Note 1) .												-20 V to 0.3 V
Data input voltage (see Note 1) .											•	
Operating free-air temperature range												
Storage temperature range												-55°C to 150°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the normally most-positive supply, V<sub>SS</sub> (substrate). Throughout the remainder of this data sheet voltage values are with respect to V<sub>DD</sub>.

\*Comment: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied, Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

PARAMETER	M	N N	MON	MAX	UNIT
Supply voltage, V <sub>DD</sub>			0		V
Supply voltage, VGG		1	-12	-13	V
Supply voltage, VSS	4.	75	5	5.25	V
High-level input voltage, VIH (see Note 2)	V <sub>SS</sub> -1	.4			V
Low-level input voltage, VIL				0.8	V
Clock pulse transition time, low-to-high-level, t <sub>TLH</sub> (φ)				10	μs
Clock pulse transition time, high-to-low-level, t <sub>TLH</sub> (φ)				10	μs
Pulse width, clock high, t <sub>W(\$\phi H)</sub>	2	00		100000	ns
Pulse width, clock low, $t_W(\phi L)$	2	00		∞	ns
Data setup time, t <sub>su(da)</sub>	1	00			ns
Input select setup time, t <sub>su(sel)</sub>	1	00			ns
Data hold time, th(da)	1	00			ns
Input select hold time, th(sel)	1	00			ns
Clock frequency, $f_\phi$		0		2	MHz
Operating free-air temperature, TA		25		85	°C

NOTE 2: TTL compatibility of all inputs is ensured by incorporation of internal pull-up resistors on the chip.

## TMS 3133 NC 1024-BIT STATIC SHIFT REGISTER

### electrical characteristics under nominal operating conditions, $T_A = -25^{\circ} C$ to $85^{\circ} C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Voн	High-level output voltage	I <sub>OH</sub> = 100 μA	V <sub>SS</sub> -1	V <sub>SS</sub> -0.5		V
VOL	Low-level output voltage	I <sub>OL</sub> = 1.6 mA		0.2	0.4	V
11	Input current (all inputs)	$V_{I} = 0 \text{ V}, \qquad V_{SS} = 5 \text{ V},$ $T_{A} = 25^{\circ}\text{C}$			-0.8	mA
IGG	Supply current from VGG	f = 1 MHz, Duty cycle = 50%,		-10	-14	mA
Iss	Supply current from VSS	1 Series 74 TTL Load (see Note 3)		35	50	mA
PD	Power dissipation	T <sub>A</sub> = 25°C		250	420	mW
Ci	Input capacitance	V <sub>I</sub> = V <sub>SS</sub> , f = 1 MHz		5	7	pF

 $<sup>^{\</sup>dagger}$  All typical values are at  $T_A = 25^{\circ}$  C.


NOTE 3: For final test purposes, a worst-case TTL load is simulated by a load of 2.7 k $\Omega$  and a capacitance of 10 pF.

#### switching characteristics under nominal operating conditions, $T_A = -25^{\circ} C$ to $85^{\circ} C$

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Propagation delay time, low-to-high-level output from clock	1 Series 74 TTL Load + 10 pF,	110	250		
	output from clock	OR	110	350	ns
	Propagation delay time, high-to-low-level	10 M $\Omega$ + 10 pF (MOS Load),	110	350	T
<sup>t</sup> PHL	output from clock	(see Note 4)	110	350	ns

NOTE 4: For final test purposes, a worst-case TTL load is simulated by a load of 2.7 k $\Omega$  and a capacitance of 10 pF. A worst-case MOS load is simulated by a load of 10 M $\Omega$  and 10 pF. All loads are connected between output and V<sub>SS</sub>.

#### voltage waveforms



375


MOS LSI

## TMS 3135, 3137, 3138, 3139, 3140 JC, NC 9- BY 80-, 100-, 128-, 132-, 133-BIT STATIC SHIFT REGISTERS

BULLETIN NO. DL-S 7512265, MAY 1975



- Static Configuration
- Single TTL-Compatible Clock
- Inputs and Outputs Fully TTL-Compatible
- Push-Pull Output Buffers
- On-Chip Recirculate Logic
- Master-Clear Pin
- Power Supplies . . . 5 V, −12 V
- MOS P-Channel Depletion-Type Technology



#### description

The TMS 3135, 3137, 3138, 3139, 3140 JC, NC series is a family of MOS 9 x N static shift registers fabricated by means of P-channel ion-implant depletion-load technology. The nine registers permit the use of eight-bit storage plus a marker or parity bit. The design incorporates on-chip pull-up resistors on all inputs including the low-capacitance clock, allowing all inputs to be driven directly from Series 74 TTL without the use of external components. The push-pull output buffer, tied between  $V_{DD}$  and  $V_{SS}$ , will drive TTL or MOS loads without the use of external components.

An on-chip generator provides three internal phases from the single external TTL clock. Cross-coupled inverters (flip-flops) are employed to implement each bit, providing for static operation as well as dynamic operation from dc to 1.5 MHz. Recirculate logic has been incorporated on the chip to simplify system design. A master-clear pin permits simultaneous clearing of all registers to a low logic level, again simplifying system design.

The TMS 3135, 3137, 3138, 3139, 3140 series is offered in a dual-in-line 24-pin ceramic (JC suffix) or plastic (NC suffix) package designed for insertion in mounting-hole rows on 600-mil centers. These devices are characterized for operation from  $-25^{\circ}$ C to  $85^{\circ}$ C.

#### applications

The TMS 3135, 3137, 3138, 3139, and 3140 can be used in printer, terminal, peripheral, CRT display, card punch, key-to-tape, key-to-disk, and general purpose buffer memory applications as replacements for two, four, or nine quad, dual, or single shift registers. Both component and board space cost savings result from higher replication of the serial storage function in a single package.


#### operation

Transfer of data into and out of the shift registers occurs on the high-to-low transition of the clock. Input data must be set up a minimum time before the high-to-low clock transition and must be held for a minimum time after that transition. For long-term data storage, the clock must be maintained low, and in this mode the recirculate and data input levels may change without affecting the data output levels.

Recirculate occurs on the high-to-low transition with the recirculate control low. The recirculate control must be set up a minimum time before this transition and held a minimum time after the transition. Data is entered with the recirculate control high. During recirculation, data is continuously available at the output and the data input is inhibited.

All nine registers are cleared simultaneously by a high-level pulse on the master-clear pin with the clock in either state. The master-clear input must be inactive (low) at least 250 ns prior to a low-to-high transition of the clock on which transfer of new data is to occur.

## TMS 3135, 3137, 3138, 3139, 3140 JC, NC 9- BY 80-, 100-, 128-, 132-, 133-BIT STATIC SHIFT REGISTERS



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\*

Supply voltage, VDD (see Note 1)														-20 V to 0.3 V
Supply voltage, VGG (see Note 1)														-20 V to 0.3 V
Clock input voltage (see Note 1) .														-20 V to 0.3 V
Data input voltage (see Note 1) .														
Operating free-air temperature range	•		-	-		-				-			-	
Storage temperature range														-55°C to 150°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the normally most-positive supply, VSS (substrate). Throughout the remainder of this data sheet voltage values are with respect to VDD.

\*Comment: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating

#### recommended operating conditions

75

PARAMETER	MIN	NoM	MAX	UNIT
Supply voltage, V <sub>DD</sub>		0		V
Supply voltage, VGG	-11	-12	-13	V
Supply voltage, VSS	4.75	5	5.25	V
High-level input voltage, VIH (see Note 2)	V <sub>SS</sub> -1.4			V
Low-level input voltage, VIL (see Note 2)			0.8	V
Clock pulse transition time, low-to-high level, t <sub>THL</sub> (φ)			10	μs
Clock pulse transition time, high-to-low level, tTLH( $\phi$ )			10	μs
Pulse width, clock high, t <sub>W</sub> ( $\phi$ H)	300		100000	ns
Pulse width, clock low, $t_W(\phi L)$	300		∞	ns
Width of clear pulse, tw(clr)	40			μs
Clear inactive state setup time, t <sub>su(clrL)</sub>	250			ns
Data setup time, t <sub>su(da)</sub>	100			ns
Recirculate setup time, t <sub>su(rec)</sub>	120			ns
Data hold time, th(da)	100			ns
Recirculate hold time, th(rec)	120			ns
Clock frequency, $f_{\phi}$	0		1.5	MHz
Operating free-air temperature, TA	-25		85	°C

NOTE 2: TTL compatibility of all inputs is ensured by the incorporation of internal pull-up resistors on the chip.

<sup>\*</sup>Comment: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### TMS 3135, 3137, 3138, 3139, 3140 JC, NC 9- BY 80-, 100-, 128-, 132-, 133-BIT STATIC SHIFT REGISTERS

#### electrical characteristics under nominal operating conditions, $T_A = -25^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = 100 μA	V <sub>SS</sub> -1	V <sub>SS</sub> -0.5		V
VOL	Low-level output voltage	I <sub>OL</sub> = 1.6 mA		0.4	0.6	V
11	Input current (all inputs)	V <sub>I</sub> = 0		-0.5	-0.8	mA
¹GG	Supply current from VGG	Load = 1 TTL gate (see Note 3 $f = 1 \text{ MHz}$ , $T_A = 25^{\circ} \text{ C}$ , Duty cycle = 50%	3),	<b>–</b> 9	-12	mA
Iss	Supply current from V <sub>SS</sub>	Load = 1 TTL gate (see Note 3 f = 1 MHz, $T_A = 25^{\circ}C$ , Duty cycle = 50%	3),	45	60	mA
PD	Power dissipation	Load = 1 TTL gate (see Note 3 $f = 1 \text{ MHz}$ , $T_A = 25^{\circ}\text{C}$ , Duty cycle = 50%	3),	330	450	mW
Ci	Input capacitance, all inputs except clock	V <sub>I</sub> = V <sub>SS</sub> , f = 1 MHz		5	7	pF
C <sub>i(\phi)</sub>	Clock input capacitance	$V_{I(\phi)} = V_{SS}$ , $f = 1 \text{ MHz}$		5	7	pF

 $<sup>^\</sup>dagger$  All typical values are at T  $_A$  = 25 $^\circ$ C and nominal operating conditions. NOTE 3: For test purposes, a TTL load is simulated by a load of 2.7 k $\Omega$  and 20 pF between the output and V  $_{SS}$ .

#### switching characteristics under nominal operating conditions, $T_A = -25^{\circ} C$ to $85^{\circ} C$

	PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
tPLH	Propagation delay time, low-to-high- level output from clock	1 Series 74 TTL load + 10 pF	110	550	ns
tPHL	Propagation delay time, high-to-low-level output from clock	or R <sub>L</sub> = 10 MΩ, C <sub>L</sub> = 10 pF (MOS load)	110	550	ns

#### voltage waveforms



NOTE: For the clock input and output data, timing points are 90% (high) and 10% (low). All other timing points are 50%.

PRINTED IN U.S.A.

142

TO-100 HERMETICALLY-SEALED PACKAGE

- Dynamic Configuration
- Inputs and Outputs Fully TTL-Compatible
- Push-Pull Output Buffers
- Power Supplies . . . 5 V, –12 V
- Low-Threshold Technology

#### description


The TMS 3401 LC, NC is a single 512-bit dynamic shift register designed for high speed and low power dissipation. The input and output are fully compatible with Series 74 TTL and require no external resistors.


The TMS 3401 is offered in 10-pin TO-100 (LC suffix) and 16-pin dual-in-line plastic (NC suffix) packages. The 16-pin package is designed for insertion in mounting-hole rows on 300-mil centers.


#### applications

The TMS 3401 can be used in display, delay line, and long serial storage applications.

#### functional block diagram







A complete data sheet may be obtained by writing directly to:

Marketing and Information Services Texas Instruments Incorporation P.O. Box 5012 MS 308 Dallas, Texas 75222 MOS LSI

# TMS 3409 JC, NC; TMS 3417 JC, NC QUADRUPLE 80-. 64-BIT DYNAMIC SHIFT REGISTERS


BULLETIN NO. DL-S 7512266, MAY 1975

- 10-kHz to 5-MHz Operation
- Dynamic Configuration
- Single TTL-Compatible Clock
- Inputs and Outputs Fully TTL-Compatible
- On-Chip Recirculate Logic
- Power Supplies . . . 5 V, −12 V
- MOS Low-Threshold Self-Aligned-Gate Technology

# description

The TMS 3409 and TMS 3417 are quad 80-bit and quad 64-bit shift registers, respectively, with independent inputs, outputs, and recirculate controls for each register. A single external clock signal generates two internal clock phases to each register. The clock and all inputs can be driven from Series 74 TTL circuits and all outputs can drive TTL circuits without the use of external resistors.

16-PIN CERAMIC AND PLASTIC DUAL-IN-LINE PACKAGES (TOP VIEW)



P-channel enhancement-type low-threshold processing with self-aligned gates has been employed to reduce power dissipation and provide simple interfaces with bipolar circuits.

The TMS 3409 and TMS 3417 are offered in 16-pin dual-in-line ceramic (JC suffix) or plastic (NC suffix) packages designed for insertion in mounting-hole rows on 300-mil centers. These devices are characterized for operation from -25°C to 85°C.

# applications


The TMS 3409 and TMS 3417 can be used in terminals, CRT displays, key-to-tape, key-to-disk, and card-punch applications.

# operation

Transfer of data into and out of the shift register occurs on the high-to-low transition of the clock with output data becoming valid after a specified propagation delay following that transition. Input data must be set up a minimum time before the high-to-low transition and must be held for a minimum time after that transition.

Recirculate occurs on the high-to-low clock transition with the recirculate control high. The recirculate control level must be set up a minimum time before this transition and held a minimum time after the transition. Data is entered with the recirculate control low. During recirculation, data is continuously available at the outputs and data inputs are inhibited.

# TMS 3409 JC, NC; TMS 3417 JC, NC QUADRUPLE 80-, 64-BIT DYNAMIC SHIFT REGISTERS



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)\*

Supply voltage, VDD (see Note 1)								-			–20 V to 0.3 V
Supply voltage, VGG (see Note 1)											-20 V to 0.3 V
Clock input voltage (see Note 1) .											-20 V to 0.3 V
Data input voltage (see Note 1) .											-20 V to 0.3 V
Operating free-air temperature range											$-25^{\circ}$ C to $85^{\circ}$ C
Storage temperature range											-55°C to 150°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the normally most-positive supply, VSS (substrate). Throughout the remainder of this data sheet voltage values are with respect to VDD.

\*Comment: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating

# recommended operating conditions

575

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>DD</sub>		0		V
Supply voltage, VGG	-11	-12	-13	V
Supply voltage, VSS	4.75	5	5.25	V
High-level input voltage, VIH	V <sub>SS</sub> -2		V <sub>SS</sub>	V
High-level clock input voltage, V <sub>IH</sub> (φ)	V <sub>SS</sub> -2		VSS	V
Low-level input voltage, VIL	0		0.8	V
Low-level clock input voltage, V <sub>IL</sub> (φ)	0		0.4	V
Pulse width, clock high, tw(oH)	75		50000	ns
Pulse width, clock low, t <sub>W</sub> (φL)	125	5,52.0	50000	ns
Data setup time, t <sub>su</sub> (da)	50			ns
Recirculate setup time, t <sub>su</sub> (rec)	200			ns
Data hold time, th(da)	50			ns
Recirculate hold time, th(rec)	100			ns
Clock frequency, $f_{\phi}$	0.01		5	MHz
Operating free-air temperature, TA	-25		85	°c

<sup>\*</sup>Comment: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# TMS 3409 JC, NC; TMS 3417 JC, NC QUADRUPLE 80-, 64-BIT DYNAMIC SHIFT REGISTERS

# electrical characteristics under nominal operating conditions, $T_A = -25^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = 0.5 mA	V <sub>SS</sub> -1	V <sub>SS</sub> -0.5	VSS	V
VOL	Low-level output voltage	I <sub>OL</sub> = 1.6 mA		0.3	0.4	V
11	Input current (all inputs)	V <sub>I</sub> = 0			-100	nA
IGG	Supply current from V <sub>GG</sub>	Load = 1 TTL gate (see Note 2), f = 1 MHz		-10	-12	mA
1 <sub>SS</sub>	Supply current from V <sub>SS</sub>	Load = 1 TTL gate (see Note 2), f = 1 MHz		33	47	mA
PD	Power dissipation	Load = 1 TTL gate (see Note 2), f = 1 MHz		285	400	mW
Ci	Input capacitance, all inputs except clock	VI = VSS, f = 1 MHz			10	pF
$C_{i(\phi)}$	Clock input capacitance	$V_{I(\phi)} = V_{SS}$ , $f = 1 \text{ MHz}$			25	pF

 $<sup>^{\</sup>dagger}$ All typical values are at T<sub>A</sub> = 25 $^{\circ}$ C.

NOTE 2: For final test purposes, a worst-case TTL load is simulated by a load of 2.7 k $\Omega$  and a capacitance of 10 pF.


# switching characteristics under nominal operating conditions, $T_A = -25^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
tPLH	Propagation delay time, low-to-high-level output from clock	1 Series 74 TTL Load + 10 pF OR		100	160	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low-level output from clock	10 M $\Omega$ + 10 pF (MOS Load) (see Note 3)	,	100	160	. ns
<sup>t</sup> TLH	Transition time, low-to-high-level output	1 Series 74 TTL Load + 10 pF			: 60	ns
tTHL	Transition time, high-to-low-level output	(see Note 3)			50	ns

<sup>†</sup>All typical values are at  $T_A = 25^{\circ}$ C.

NOTE 3: For final test purposes a worst-case TTL load is simulated by a load of 2.7 kΩ and a capacitance of 10 pF. A worst-case MOS load is simulated by a load of 10 M $\Omega$  and 10 pF. All loads are connected between output and VSS.

# voltage waveforms



NOTE 3. All timings are with respect to 50% points of transitions with the exception of clock transition times, which are measured at 90% (high) and 10% (low).

57!

# TMS 4024 JC, NC 9 X 64 DIGITAL STORAGE BUFFER (FIFO)

BULLETIN NO. DL-S 7512268, MAY 1975

15 CLEAR




- TTL-Compatibility on All Inputs Including Clocks
- 3-State Output Buffers
- 3 Control Inputs (Read, Write, Clear)
- DC to 250-kHz Data Rate
- Status Outputs (Full, Empty)
- Synchronous and Asynchronous Operation
- 2-Cycle (4-μs) Throughput
- Long-Term Data Retention
- Output Pins Directly Opposite Corresponding Inputs

# description

575

The TMS 4024 JC, NC is a first-in, first-out digital storage buffer that will store up to 64 nine-bit words. The major components of the device include a 9 x 64 dynamic RAM, three shift counters, and comparison and control logic. A RAM-type organization results in minimal ripple-through time. Data written at the



28-PIN CERAMIC AND PLASTIC

input when the RAM is empty is available at the output two clock cycles later. The input and output are completely independent of each other. Input and output timing can be dependent on the clock timing (synchronous mode) or can be operated independently (asynchronous mode). The dynamic RAM requires two-phase continuous clocking at a specified minimum frequency. The clocks can be driven directly from TTL logic.

**EMPTY FLAG** 

Low-threshold, thick-oxide, MOS p-channel enhancement-type technology is employed to allow interfacing with TTL circuits without external components.

The TMS 4024 is suitable for many applications as an interface between systems clocked at different speeds and in keyboard buffers, data concentrators, etc.

This device is offered in 28-pin dual-in-line ceramic (JC suffix) and plastic (NC suffix) packages designed for insertion in mounting-hole rows on 600-mil centers. The TMS 4024 is characterized for operation from -25°C to 85°C.

# operation (refer to diagram "basic internal operation")

The TMS 4024 will process data at any desired rate from dc to one-half the continuous clock frequency with every other cycle used for automatic refresh. At a nominal 500-kHz clock rate the maximum data rate is 250 kHz. Data is processed in parallel format, word by word.

Writing and reading may be done either synchronously or asynchronously in relation to the clocks. Asynchronous operation is limited to data rates of less than one-third of the clock frequency. Read and write commands must have a minimum separation of one clock cycle.

A positive-going transition at the read or write input is recognized as a command and must occur a minimum time before the rise of clock 2.

A write command causes the data present at the input to be transferred into the buffer. Data-in must be valid for the period during which clock 2 is low. For asynchronous operation, data-in must be valid for two periods after a write command is given because a write command may be given at any time in relation to the clock.


# TMS 4024 JC, NC 9 X 64 DIGITAL STORAGE BUFFER (FIFO)

#### operation (continued)

If both read and write inputs are brought to a high logic level, the read and write operations are disabled and the data outputs float. The data present in the RAM is retained while the read and write operations are disabled.

A clear command will clear all contents of the digital storage buffer, except for the output latches. When the clear input is brought to a high level, it invalidates all other commands. Completion of a clear operation is detected by a high level at the empty status output. The clear command should be synchronized with clock 2.

Status outputs (empty and full) are provided to avoid invalid operation and to facilitate cascading of the device. A high level at the full status output invalidates write commands and a high level at the empty status output invalidates read commands.



# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>DD</sub> (see Note 1)											-15 V to 0.3 V
Supply voltage, V <sub>GG</sub> (see Note 1)											-20 V to 0.3 V
Clock input voltage range (see Note 1)											-15 V to 0.3 V
Data input voltage range (see Note 1)											-15 V to 0.3 V
Operating free-air temperature range											–25°C to 85°C
Storage temperature range											$-55^{\circ}$ C to $150^{\circ}$ C

NOTE 1: Under absolute maximum ratings voltage values are with respect to V<sub>SS</sub> (substrate). Throughout the remainder of this data sheet voltage values are with respect to a floating ground.

# TMS 4024 JC, NC 9 X 64 DIGITAL STORAGE BUFFER (FIFO)

# recommended operating conditions

PARAMETER	MIN	NOM	MAX	UNIT
Supply voltage, VDD (see Note 2)	-4.75	-5	-5.25	V
Supply voltage, V <sub>GG</sub> (see Note 2)	-10.8	-12	-13.2	V
Supply voltage, VSS (see Note 2)	4.75	5	5.25	V
High-level input voltage, all inputs including clocks, VIH (see Note 3)	V <sub>SS</sub> -1.5	3.5	VSS	V
Low-level input voltage, all inputs including clocks, VIL (see Note 3)	-5.5	0	0.3	V
Clock pulse rise time, $t_{\Gamma}(\phi)$		25	50	ns
Clock pulse fall time, $tf(\phi)$		25	50	ns
Clock-1 pulse width, t <sub>W</sub> (φ1)	400	700		ns
Clock-2 pulse width, t <sub>W</sub> (φ2)	700	1000		ns
Read pulse width, tw(rd)	300	2000		ns
Write pulse width, t <sub>W(wr)</sub>	300	2000		ns
Clear pulse width, tw(clr)	1			ck cyc
Delay time, clock 1 to clock 2, $t_{d(\phi 1-\phi 2)}$	300			ns
Delay time, clock 2 to clock 1, t <sub>d</sub> ( $\phi$ 2- $\phi$ 1)	0	300		ns
Delay time, clock 2 to clock 1, plus clock-1 pulse width, $t_d(\phi_2-\phi_1) + t_w(\phi_1)$	1000			ns
Delay time, read to clock 2, t <sub>d</sub> (r <sub>d</sub> -\$\phi_2)	400	600		ns
Delay time, write to clock 2, t <sub>d</sub> (wr-\$\phi_2\$)	400	600		ns
Data setup time, t <sub>su</sub> (da)	350			ns
Data hold time, th(da)		350		ns
Data input frequency, f <sub>data</sub>	0		250	kHz
Clock frequency, f <sub>o</sub>	120		500	kHz
Operating free-air temperature, TA	25		85	°c

#### NOTES:

- 2. Voltage values are with respect to a floating ground.
- 3. The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only.
- 4. Nominal timing is given for 500-kHz operation.

# electrical characteristics under nominal operating conditions, $T_A = -25^{\circ} C$ to $85^{\circ} C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
Vон	High-level output voltage	I <sub>OH</sub> = -0.5 mA	V <sub>SS</sub> -1	V <sub>SS</sub> –0.5	VSS	V
VOL	Low-level output voltage	I <sub>OL</sub> = 1.6 mA (see Note 5)		0	0.4	V
t <sub>l</sub>	Input current, all inputs including clocks				1000	nA
I <sub>DD(avg)</sub>	Average supply current from V <sub>DD</sub> (see Note 6)	MOS load		8		mA
I <sub>GG(avg)</sub>	Average supply current from V <sub>GG</sub> (see Note 6)	MOS load		-6		mA
PD	Power dissipation	MOS load		182		mW
Ci	Input capacitance, all inputs including clock	f = 100 kHz		7		pF

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25^{\circ}$ C.

#### NOTES:

- 5.  $V_{OL}$  is measured with a 1.5-k $\Omega$  resistor in series with the output and includes the drop across the resistor.
- 6. Typical values of IDD(avg) and IGG(avg) are -25 mA and -8 mA at 85°C, each output driving a Series 74 TTL load with a 1.5-kΩ resistor in series, a 25% clock duty cycle (% of time clock is high) and a 75% output current duty cycle (% of time outputs are low). Typical values of IDD(avg) and IGG(avg) are -60 mA and -8 mA at 85°C, each output driving a Series 74 TTL load with no resistor in series, a 25% clock duty cycle and all outputs low continuously.


# TMS 4024 JC, NC 9 X 64 DIGITAL STORAGE BUFFER (FIFO)

# switching characteristics under nominal operating conditions, $T_A = -25^{\circ}C$ to $85^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
t <sub>a</sub> (φ1)	Access time from clock 1	1 Conice 74 TTL 1 and		400		ns
t <sub>a</sub> (φ2)	Access time from clock 2	1 Series 74 TTL load,	950	1000	1200	ns
	Propagation delay time, low-to-high	25 pF in parallel, 1.5 k $\Omega$ in series		400		
tPLH	level flag outputs from clock 2	1.5 K1/III series		400		ns

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25^{\circ}C$ .

# timing diagram and voltage waveforms




NOTE: Timing points are 90% (high) and 10% (low).

#### basic internal operation φ1 φ2 \_R/W Previously established Address counters Next command commands address of R/W counters outputs shifted to next address accepted accepted sampled Full and - RAM on read outputs empty operation | precharged outputs RAM outputs become sampled valid for reading **→** Internal OR refresh read or write Data written into RAM signal starts becomes true INPUT DATA must be valid

# TMS 4024 JC, NC 9 X 64 DIGITAL STORAGE BUFFER (FIFO)


# interface circuits






 $^*$ 1.5 k $\Omega$  resistor optional - the presence of this resistor helps to reduce power dissipation in the TMS 4024 while driving TTL.






# TYPICAL CHARACTERISTICS

# SUPPLY CURRENT vs DUTY CYCLE



NOTE: TTL load, 1.5 k $\Omega$  series resistor, all outputs low; MOS load, all outputs high.

# PROPAGATION DELAY TIMES FOR FULL OR EMPTY FLAGS FROM CLOCK 2 OR ACCESS TIME FROM CLOCK 1 vs LOAD CAPACITANCE




575

- Full-Duplex or Half-Duplex Operation
- Operation from DC to 200 kHz
- Static Logic
- Buffered Parallel Inputs and Outputs
- Programmable Word Lengths . . . 5, 6, 7, 8 Bits
- Programmable Information Rate
- Programmable Parity Generation/Verification
- Programmable Parity Inhibit
- Automatic Data Formatting
- Automatic Status Generation
- 3-State Push-Pull Buffers
- Low-Threshold Technology
- Standard Power Supplies . . . 5 V, —12 V
- Full TTL Compatibility . . . No External Components

# description

The TMS 6011 JC, NC is an MOS/LSI subsystem designed to provide the data interface between a serial communications link and data processing equipment such as a peripheral or a computer. The device is often referred to as an asynchronous data interface or as a universal asynchronous receiver/transmitter (UART).

#### 40-PIN CERAMIC AND PLASTIC DUAL-IN-LINE PACKAGES (TOP VIEW)



The receiver section of the TMS 6011 will accept serial data from the transmission line and convert it to parallel data. The serial word will have start, data, and stop bits. Parity may be generated and verified. The receiver section will validate the received data transmission by checking proper start, parity, and stop bits, and will convert the data to parallel.

The transmitter section will accept parallel data, convert it to serial form, and generate the start, parity, and stop bits.

The TMS 6011 is a fully programmable circuit allowing maximum flexibility of operation, defined as follows:

- The receiver and transmitter sections are separate and can operate either in full-duplex (simultaneous transmission and reception) or in half-duplex mode (alternate transmission and reception).
- The data word may be externally selected to be 5, 6, 7, or 8 bits long.
- Baud rate is externally selected by the clock frequency. Clock frequency can vary between 0 and 200 kHz.
- Parity, which is generated in the transmit mode and verified in the receive mode, can be selected as either odd
  or even. It is also possible to disable the parity bit by inhibiting the parity generation and verification.
- The stop bit can be selected as either a single- or a double-bit stop.
- Static logic is used to maximize flexibility of operation and to simplify the task of the user. The data holding
  registers are static and will hold a data word until it is replaced by another word.
- Asynchronous operation allows the use of a single transmission line. The clock period has to be within ±4% of 1/16 of the time for one bit for the transmitter and/or receiver but no phase relationship is required.

To allow for a wide range of possible configurations, three-state push-pull buffers have been used on all outputs except Transmitter Output (TO) and Transmitter Register Empty (TRE). They allow the wire-OR configuration.

# TMS 6011 JC, NC ASYNCHRONOUS DATA INTERFACE (UART)

# description (continued)

The TMS 6011 can be used in a wide range of data handling equipment such as modems, peripherals, printers, data displays, and minicomputers. By taking full advantage of the latest MOS/LSI design and processing techniques, it has been possible to implement the entire transmit, receive, and format function necessary for digital data communication in a single package, avoiding the cumbersome circuitry previously necessary.

P-channel enhancement-type low-threshold technology permits the use of standard power supplies (5 V, -12 V) as well as direct TTL interface. No external components are needed.

The TMS 6011 is offered in both 40-pin dual-in-line ceramic (JC suffix) and plastic (NC suffix) packages designed for insertion in mounting-hole rows on 600-mil centers. The device is characterized for operation from -25°C to 85°C.

# operation

The operation can be best understood by visualizing the TMS 6011 as three separate sections: 1) common control, 2) transmitter, and 3) receiver. The transmitter and receiver sections are independent while the control section directs both receive and transmit.

#### common control section

The common control section will direct both the receiver and the transmitter sections.

The initialization of the TMS 6011 is performed through the Master Reset (MR) terminal. The MR terminal is strobed to a high level after power turn-on to reset all status and transmitter registers and to reset Transmitter Output (TO) to a high level. The Receiver Outputs (RO1-RO8) are not controlled by the MR terminal.

Status flags Parity Error, Framing Error, Overrun Error, Data Ready, and Transmitter Buffer Register Empty are disabled when the Status Flags Disable (SFD) is at a high level. When disabled, the status flags float (three-state buffers are in the high-impedance state). The Transmitter Register Empty (TRE) status flag is not a three-state output.

The number of bits per word is controlled by the Word Length Select 1 (WLS1) and Word Length Select 2 (WLS2) inputs. The word length may be 5, 6, 7, or 8 bits. Selection is as follows:

WORD LENGTH	WLS1	WLS2
5	Low	Low
6	High	Low
7	Low	High
8	High	High

The parity to be checked by the receiver and generated by the transmitter is determined by the Parity Select (PS) input. A high level on the PS input selects even parity and a low level selects odd parity.

The parity will not be checked or generated if a high level is applied to Parity Inhibit (PI); in this case the stop bit or bits will immediately follow the data bit.

When a high level is applied to PI, the Parity Error (PE) status flag is brought to a low level indicating a no-parity error because parity is disregarded in this mode.

To select either one or two stop bits, the **Stop Bit(s) Select (SBS)** terminal is used. A high level at this terminal will result in two stop bits while a low level will produce only one.

To load the control bits (WLS1, WLS2, PS, PI, and SBS) a high level is applied to the Control Register Load (CRL) terminal. This terminal may be strobed or hard wired to a high level.

# TMS 6011 JC, NC ASYNCHRONOUS DATA INTERFACE (UART)

# operation (continued)

#### transmitter section

The transmitter section will accept data in parallel form, then serialize, format, and transmit the data in serial form.

Parallel input data is received through the Transmitter Inputs (TI1-TI8).

Serial output data is transmitted from the Transmitter Output (TO) terminal.

Input data is stored in the transmitter-buffer register. A low level at the Transmitter Buffer Register Load (TBRL) command terminal will load a word in the transmitter-buffer register. The length of this word is determined by Word Length Select 1 (WLS1) and Word Length Select 2 (WLS2). If a word of length greater than this appears at TI8 through TI1, only the least significant bits are accepted. The word is justified into the least significant bit, TI1.

The data is transferred to the transmitter register when the TBRL terminal goes from low to high. The loading of the transmitter register is delayed if the transmitter section is presently transmitting data. In this case the loading of the transmitter register is delayed until the transmission has been performed.

Output serial data (transmitted from the TO terminal) is clocked out by Transmitter Clock (TC). The clock rate is 16 times faster than the data rate.

The data is formatted as follows: start bit, data, parity bit, stop bits (1 or 2). Start bits, parity bits, and stop bits are generated by the TMS 6011. When no data is transmitted the output **TO** remains at a high level.

The start of transmission is defined as the transition of TO from a high to a low logic level.

Two flags are provided. A high level at the Transmitter Buffer Register Empty (TBRE) flag indicates that a word has been transferred to the transmitter/receiver and that the transmitter buffer register is now ready to accept a new word. A high level at the Transmitter Register Empty (TRE) flag indicates that the transmitter section has completed the transmission of a complete word including stop bits. The TRE flag will remain at a high level until the start of transmission of a new word.

Both the transmitter buffer register and the transmitter register are static and will perform long-term storage of data.

#### receiver section

The data is received in serial form at the Receiver Input (RI). The data from RI enters the receiver register at a point determined by the character length, the parity, and the number of stop bits. RI must be maintained high when no data is being received. The data is clocked by the Receiver Clock (RC). The clock rate is 16 times faster than the data rate.

Data is transferred from the receiver register to the receiver buffer register. The output data is then presented in parallel form at the eight Receiver Outputs (RO1 through RO8). The MOS output buffers used for the eight RO terminals are three-state push-pull output buffers that permit the wire-OR configuration through use of the Receiver Output Disable (ROD) terminal. When a high level is applied to ROD the RO outputs are floating. If the word length is less than 8 bits, the most significant bits will be at a low level. The output word is right justified. RO1 is the least significant bit and RO8 is the most significant bit.

A low level applied to the Data Ready Reset (DRR) terminal resets the Data Ready (DR) output to a low level.

Several flags are provided in the receiver section. There are three error flags (Parity Error, Framing Error, and Overrun Error) and a DR flag. These status flags may be disabled by a high level at the Status Flags Disable (SFD) terminal.

A high level at the Parity Error (PE) terminal indicates an error in parity.

A high level at the Framing Error (FE) terminal indicates a framing error that is an invalid or nonexistent stop bit in the received word.


# TMS 6011 JC, NC ASYNCHRONOUS DATA INTERFACE (UART)

# operation (continued)

A high level at the **Overrun Error (OE)** terminal indicates an overrun. An overrun occurs when the previous word has not been read, i.e., when the **DR** output has not been reset before the present data was transferred to the receiver buffer register.

A high level at the DR terminal indicates that a word has been received, stored in the receiver-buffer register and that the data is available at outputs RO1 through RO8. The DR terminal can be reset through the DRR terminal.

# functional block diagram



# TMS 6011 JC, NC ASYNCHRONOUS DATA INTERFACE (UART)

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted) \*

Supply voltage, V <sub>DD</sub> (see Note 1)											-20 V to 0.3 V
Supply voltage, V <sub>GG</sub> (see Note 1)											-20 V to 0.3 V
Input voltage (any input) (see Note 1)											-20 V to 0.3 V
Operating free-air temperature range											$-25^{\circ}$ C to $85^{\circ}$ C
Storage temperature range											–55°C to 150°C

NOTE 1: Under absolute maximum ratings, voltage values are with respect to the normally most positive supply, V<sub>SS</sub> (substrate). Throughout the remainder of this data sheet voltage values are with respect to V<sub>DD</sub>.

# recommended operating conditions

PARAM	ETER	MIN	NOM	MAX	UNIT
Supply voltage, VD	D		0		V
Supply voltage, VG	G	-11.5	-12	~12.5	V
Supply voltage, V <sub>S</sub>	S	4.75	5	5.25	V
High-level input vo	tage, all inputs, V <sub>IH</sub> (see Notes 2 and 3)	V <sub>SS</sub> -1.5	V	'SS +0.3	V
Low-level input vol	tage, all inputs, V <sub>IL</sub> (see Notes 2 and 3)	-12		8.0	V
	Clock	2.5			μs
	Transmitter buffer register load	400			ns
	Control register load	250			ns
Pulse width, tw	Parity inhibit (see Notes 4 and 5)	400			ns
ruise width, t <sub>W</sub>	Parity select (see Notes 4 and 5)	300			ns
	Word length select and stop bit select (see Notes 4 and 5)	300			ns
i	Master reset	1.5			μs
	Data ready reset	250			ns
Data setup time, t <sub>si</sub>	u(da)	10↓			ns
Data hold time, th(	da)	20↑			ns
Clock frequency, f	(see Note 6)	0		200	kHz
Operating free-air to	emperature, T <sub>A</sub>	-25		85	°C

NOTES: 2. All data, clock, and command inputs have internal pull-up resistors to allow direct clocking by any TTL circuit.

- The algebraic convention where the most negative limit is designated as minimum is used in this data sheet for logic voltage levels only.
- 4. Inputs to PI, PS, WLS1, WLS2, and SBS are normally static signals. A minimum pulse width has been indicated for possible pulsed operation.
- 5. All control signal pulses should be centered with respect to CRL to ensure maximum setup and hold time.

6. Clock frequency is 16 times the baud rate.

# electrical characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
VoH	High-level output voltage	$I_{OH} = -200  \mu A$	2.4			V
VOL	Low-level output voltage	I <sub>OL</sub> = 1.6 mA			0.6	V
ЧН	High-level input current, all inputs	V <sub>I</sub> = 5 V			10	μΑ
1 <sub>1</sub> L	Low-level input current, all inputs	V <sub>1</sub> = 0 V			-1.6	mA
IGG	Supply current from VGG	All inputs at a high level		-7	-12	mA
ISS	Supply current from VSS	All inputs at a high level		20	30	mA
$P_{D}$	Power dissipation	All inputs at a high level		190	300	mW
Ci	Input capacitance, all inputs	$V_I = V_{SS}$ , $f = 1 MHz$	1	10	20	pF

<sup>&</sup>lt;sup>†</sup>All typical values are at  $T_A = 25^{\circ}C$  and nominal voltages.

<sup>\*</sup>Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>↑↓</sup>The arrow indicates the edge of the TBRL pulse used for reference: ↑ for the rising edge, ↓ for the falling edge.


# TMS 6011 JC, NC ASYNCHRONOUS DATA INTERFACE (UART)

# switching characteristics over full ranges of recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
<sup>t</sup> PHL	Propagation delay time, high-to-low level DR output from DRR			800	1000	ns
<sup>t</sup> PHL	Propagation delay time, high-to-low level TBRE output from TBRL			800	1000	ns
tPZX	Enable time, receiver output from ROD	1 Series 74 TTL load		300	500	ns
tPXZ	Disable time, receiver output from ROD	1 Series 74 11 L Toda		300	500	ns
tPZX	Enable time, outputs PE, FE, OE, DR, or TBRE from SFD			300	500	ns
<sup>t</sup> PXZ	Disable time, outputs PE, FE, OE, DR, or TBRE from SFD			300	500	ns

 $<sup>^{\</sup>dagger}$ All typical values are at  $T_{A}$  = 25 $^{\circ}$ C and nominal voltages.

# voltage waveforms




DATA SETUP AND HOLD TIMES

NOTE: All enable, disable, and propagation delay times are referenced to the 90% or 10% points. All pulse widths are referenced to the 50% points.

# TMS 6011 JC, NC ASYNCHRONOUS DATA INTERFACE (UART)

# operation timing diagram


# TRANSMITTER TIMING<sup>†</sup>



<sup>†</sup> Transmitter initially assumed inactive at start of diagram, shown for 8 level code and parity and 2 stops.


NOTES: 1. Bit time is 16 clock cycles.

2. If transmitter is inactive the start pulse will appear on line within one clock cycle of time data strobe occurs (see detail below).



- 3. Because transmitter is double buffered, another data strobe can occur anywhere during transmission of character 1.
- 4. TBRE goes to a low for a period of approximately one clock cycle following a TBRL pulse.

# RECEIVER TIMING



NOTES: 1. This is the point at which the error condition is detected, if error occurs.

- 2. A high-to-low transition on the DR pin indicates that the contents of the receiver register has been transferred to the receiver buffer register and that the three error-flag signals are valid. Output data remains valid until the next word is transferred into the receiver buffer register.
- 3. The RI waveform illustrates an eight-bit word with parity and two stop bits. If parity is inhibited, the stop bits immediately follow the last data bit. For all word lengths, the data in the buffer register must be right justified, i.e., RO1 (pin 12) is the least significant bit.
- 4. Data sampling occurs at the center of each data bit (8 clock cycles after the beginning of the bit).

PRINTED IN U.S.A

# MOS MEMORY SYSTEM COMPATIBILITY

# 1) POWER SUPPLIES

In P-channel MOS Memories the substrate is normally biased positive with respect to the drain or source nodes. The substrate bias is normally negative for N-channel devices. In order to provide compatible interfaces with bipolar integrated circuits, power supply voltages are translated for most MOS Memory devices of recent design to maintain the recommended substrate bias conditions and to provide input and output voltage levels between ground (0 volts) and V<sub>CC</sub> (+5 volts), the standard system supply voltage in equipment using TTL integrated circuits.

The chart below shows the recommended supply voltages for the MOS Memory devices in this catalog along with the symbols used for the various supply terminals.

# MOS MEMORY NOMINAL POWER SUPPLY VOLTAGES AND TERMINAL SYMBOLOGY

TECHNOLOGY	P-	CHANNEL			N-CHANNEL	
	METAL	GATE		SIL	ICON GATE	
SUPPLY VOLTAGE 22.5 V ————		V <sub>BB</sub>	! ! !	! ! !		
19 V ————		100	V <sub>BB</sub>	 		1 1 1
12 V		 	!     	     	V <sub>DD</sub>	   V <sub>DD</sub>
7 V ———————————————————————————————————	V <sub>SS</sub> ———	VREF——	 	   Vcc  		Vcc
0	V <sub>DD</sub>	V <sub>DD</sub>	  -  - 	GND	-V <sub>SS</sub>	►V <sub>SS</sub>
-3 V	 			1 	V <sub>BB</sub>	   V <sub>BB</sub>
-12 V	V <sub>GG</sub>			1     		
PRODUCT TYPE	Static and dynamic shift registers, ROM's, keyboard encoder, UART		Dynamic RAM	Static RAM's	4K Dynamic RAM's	ROM
TYPE NUMBERS	TMS 3101 thru TMS 3409 (all S/R's) TMS 4800 TMS 2501	TMS 4062 TMS 4063	TMS 1103	TMS 4033 TMS 4034 TMS 4035 TMS 4036 series	TMS 4030 series TMS 4050 series	TMS 5400
	TMS 2501 TMS 4103   TMS 5001	 	}   	TMS 4039 series       TMS 4042 series		
	TMS 6011			TMS 4043 series		

# 2) INPUT COMPATIBILITY

Figure 1 illustrates how Series 74 TTL circuits are specified to guarantee that any Series 74 circuit will drive or can be driven by any other Series 74 circuit. The 0.4-volt difference in output and input specifications is called the noise margin. These margins guarantee that any Series 74 circuit is compatible with any other Series 74 circuit and that the probability of false data inputs from spurious switching transients or induced voltage levels is minimized.

All TI shift registers and most ROM's and RAM's are designed with inputs that can be driven directly without level-shifter or amplifier circuits. The phrase "fully TTL-compatible" has been used to indicate that a MOS Memory device will drive or be driven by Series 74 circuits with adequate noise margins without the use of external pull-up or pull-down components. Some P-channel MOS Memories require a pull-up resistor on the input to meet the minimum input voltage high level, V<sub>1</sub>H min. Figure 2 illustrates the interface with TTL. In all cases, the input of the MOS circuit has a very high impedance. Therefore, TTL input compatibility is easily achieved.

# SERIES 74 TTL INPUT AND OUTPUT SPECIFICATIONS





FIGURE 1



\*The value of the R resistor varies depending on speed-power requirements. In many cases this resistor is diffused on the MOS chip. For low-threshold MOS the resistor assures that the worst-case TTL output is pulled up to at least 3.5 V for proper MOS circuit operation.

FIGURE 2


# **OUTPUT COMPATIBILITY**

Three types of buffers are commonly used on MOS devices:


- Open-drain
- Internal pull-up
- Push-pull

#### Open-drain and internal pull-up a)


The buffer is simply a current switch. In the "off" state the impedance of the buffer is extremely large, while in the "on" state it is typically under  $1\,k\Omega$ . A discrete resistor or an MOS transistor may be used as a load with an open-drain buffer. This resistor or transistor may be internal to the MOS circuit.




In every case compatibility with MOS is easily achieved. For instance, for an open-drain buffer with MOS:



R2 provides the necessary current sink for the TTL input; R1 is sometimes used to limit power dissipation or the positive excursion of the TTL input to +5 V. If R2 is on the chip, no external components may be necessary.



Two types are common. The unsaturated push-pull buffer is the most commonly used for low-threshold circuits since the smaller drain-source voltage permits the upper output transistor to operate in the unsaturated or low-resistance region of the ID vs VDS characteristic curve. As a result, the output voltage swings near VDD without going negative and permits direct TTL compatibility without external components.



# 4) CLOCKS

Depending on the circuit type, there are different clock requirements:

No clocks - Static RAMs, ROMs, etc.

1 clock - with other clocks generated internally

2 clocks - most dynamic shift registers

#### a) One external clock

An internal circuit generates the clocks from a single outside clock signal. The outside clock signal has the same swing as the data input signal and the compatibility is identical (see preceeding paragraph 3).


Single-clock low-threshold MOS circuits will accept a TTL clock without adding components.

# b) Two or four clocks

The clock signals must swing between VSS and VGG. To go from a single-TTL-level clock to a multiple-MOS-level clock, two circuits are required: 1) a clock generator to generate the necessary clock pulses, and 2) a clock driver to bring the clock levels to the required values. In most cases only one clock circuit is needed for an entire MOS LSI system.

#### general

Electrical characteristics presented in this catalog, unless otherwise noted, apply for circuit type(s) listed in the page heading, regardless of package. Factory orders for circuits described should include the complete part-type numbers listed on each page.



# manufacturing information

Alloying is performed in an inert atmosphere. A silicon gold eutectic is formed during the alloying operation.

Thermal compression bonding is used. Typical bond strength is 5 grams. Bond strength is monitored on a lot-to-lot basis. Any bond strength of less than 2 grams causes rejection of the entire lot of devices.

TI uses a low-temperature alloy brazing to seal ceramic packages. Metal-can packages are welded. Glass leaks are eliminated by testing in a fluorocarbon solution heated to  $150^\circ$ C. Fine-leak elimination is performed through mass spectrometer techniques. All MOS LSI devices produced by TI are capable of withstanding 5 x 10<sup>-7</sup> ppm fine-leak inspection, and may be screened to 5 x 10<sup>-8</sup> ppm fine leak, if desired by the customer, for special applications.

All packages are capable of withstanding a shock of 3,000 G. All packages are capable of passing a 20,000-G acceleration (centrifuge) test in the Y axis. Pin strength is measured by a pin-shearing test. All pins are able to withstand the application of a force of 6 pounds at 45° in the peel-off direction.

# dual-in-line packages

575


A pin-to-pin spacing of 100 mils has been selected for all dual-in-line packages.


TI uses several hermetically sealed ceramic dual-in-line packages, each of which consist of a ceramic base, plated metal cap, and tin-plated leads.

The following dual-in-line packages are available in plastic or ceramic:

	8	10	16	18	22	24	28	40
	PIN	PIN	PIN	PIN	PIN	PIN	PIN	PIN
300 mils between rows	Χţ	χţ	X	X				
400 mils between rows					X	Χţ		
600 mils between rows						X	Х	X

<sup>&</sup>lt;sup>†</sup>There are no products shown in this data book in the 8-pin ceramic package or the ceramic or plastic 10-pin or 24-pin, 400-mil package.







NOTES: A. Each pin centerline is located within 0.010 of its true longitudinal

position.


B. All linear dimensions are in inches.





NOTES: A. Each pin centerline is located within 0.010 of its true longitudinal position.

B. All linear dimensions are in inches.





# 1NDEX DOT 2.020 MAX 2.020

NOTES: A. Each pin centerline is located within 0.010 of its true longitudinal position,

B. All linear dimensions are in inches.

0.050 ± 0.020







NOTES: A. Each pin centerline is located within 0.010 of its true longitudinal position.

B. All linear dimensions are in inches.


575






NOTES: A. Each pin centerline is located within 0.010 of its true longitudinal position.

B. All linear dimensions are in inches.




# 28-PIN PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. Each pin centerline is located within 0.010 of its true longitudinal position.

B. All linear dimensions are in inches.




NOTES: A. Each pin centerline is located within 0.010 of its true longitudinal position.

B. All linear dimensions are in inches.

# metal-can

For devices such as shift registers requiring few inputs and outputs, TI uses two metal-can packages.



# TTL Memories

# TTL MEMORIES

# SERIES 54S/74S RANDOM-ACCESS READ/WRITE MEMORIES

BULLETIN NO. DL-S 7512257, MAY 1975

64 BITS (16 W	VORDS BY 39, 'S289	4 BITS)	256 BIT		66 WORDS BY 201, 'S301	′ 1 BIT)	1024 BIT SN		24 WOR 209, SN7		
AD A 1 C CE 2 C R/W 3 C DI 1 4 C DO1 5 C	)10 )11 )14 )13	ADB ADC ADD	AD A AD B CE1 CE2 CE3	1( 2( 3( 4( 5(	)16 )15 )14 )13 )12	AD C AD H DI R/W	CE AD A AD B AD C AD D	1( 2( 3( 4( 5(		) 16 ) 15 ) 14 ) 13 ) 12	V <sub>CC</sub> DI R/W̄ AD J
DI 2 6	P1	DO4	ōō	6(		AD G	ADE	6()		11	AD H
DO2 7	P1		AD D	<u>'Y</u>	1 10		DO	/9		210	AD G
GND 8	129	DO3	GND	8ť.	>9	AD E	GND	8(		9 (ر	AD F

Pin assignments for all of these memories are the same for all packages.

- Schottky-Clamped for High Performance
- Full On-Chip Decoding and Fast Chip-Enable Simplify System Decoding
- P-N-P Inputs Reduce Loading on System Buffers/Drivers
- Choice of 3-State or Open-Collector Outputs

TYPE NUMBER	R (PACKAGES)	TYPE OF	BIT SIZE	TYPICAL ACCE	SS TIMES	WRITE CYC	CLETIME
-55°C to 125°C	0°C to 70°C	OUTPUT(S)	(ORGANIZATIONS)	CHIP-SELECT	ADDRESS	SN54S'	SN74S'
SN54S189(J, W)	SN74S189(J, N)	3-State	64 Bits	12 ns	25 ns	25	25
SN54S289(J, W)	SN74S289(J, N)	Open-Collector	(16 W × 4 B)	12 ns	25 ns	25 ns	25 ns
SN54S201(J, W)	SN74S201(J, N)	3-State	256 Bits	13 ns	42 ns	100 ns	CF
SN54S301(J, W)	SN74S301(J, N)	Open-Collector	(256 W × 1 B)	13 118	42 ns	100 ns	65 ns
	SN74S209(J, N)	3-State	1024 Bits	20	70		450
	SN74S309(J, N)	Open-Collector	(1024 W x 1 B)	20 ns	70 ns		150 ns

# description

These monolithic TTL memories feature Schottky clamping for high performance, a fast chip-select access time to enhance decoding at the system level, and the 'S201 and 'S209 RAMs utilize inverted-cell memory elements to achieve high densities. The memories feature p-n-p input transistors that reduce the low-level input current requirement to a maximum of -0.25 milliamperes, only one-eighth that of a Series 54S/74S standard load factor.

A three-state-output version and an open-collector-output version are offered for each of the three organizations. A three-state output offers the convenience of an open-collector output with the speed of a totem-pole output; it can be bus-connected to other similar outputs, yet it retains the fast rise time characteristic of the TTL totem-pole output. An open-collector output offers the capability of direct interface with a data line having a passive pull-up.

# write cycle

Information to be stored in the memory is written into the selected address (AD) location when the chip-enable  $(\overline{CE})$  and the read/write  $(R/\overline{W})$  inputs are low. While the read/write input is low, the memory output(s) is(are) off (three-state = Hi-Z, open-collector = high). When a number of outputs are bus-connected, this off state neither loads nor drives the data bus; however, it permits the bus line to be driven by other active outputs or a passive pull-up.

# read cycle

Information stored in the memory (see function table for input/output phase relationship) is available at the output(s) when the read/write input is high and the chip-enable input(s) is(are) low. When one(or more) chip-enable input is(are) high, the output(s) will be off.


# SERIES 54S/74S RANDOM-ACCESS READ/WRITE MEMORIES

# **FUNCTION TABLE**

	INPU	TS		TUO	PUTS	
FUNCTION	CHIP ENABLE <sup>†</sup>	READ/ WRITE	'S189 'S201	'S289 'S301	SN74S209	SN74S309
Write	L	L	High Impedance	Н	High Impedance	н
Read	L	Н	Complement of Data Entered	Complement of Data Entered	Data Entered	Data Entered
Inhibit	Н	Х	High Impedance	Н	High Impedance	Н

H = high level, L = low level, X = irrelevant

<sup>†</sup>For chip-enable of 'S201 and 'S301: L = all CE inputs low, H = one or more CE inputs high,



# recommended operating conditions

		S	SN54S189			N74S18	39	s	N54S20	)1	S	N74S20	)1	S	N74S20	)9	
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply vo	oltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	4.5	5	5.5	4.75	5	5.25	4.75	5	5.25	V
High-level	output current, IOH			-2			-6.5		_	-2			-10.3			-10.3	mA
Low-level	output current, IOL			16			16			16		•	16			16	mA
Width of	write pulse, tw(wr) (see Figure 1)	25			25			100			65			130			ns
Setup	Address before write pulse, t <sub>su(ad)</sub>	01			01			0;			0†			10↓			
time (see	Chip enable before write pulse, t <sub>su(CE)</sub>	01			01			01			0;			10↓			ns
Figure 1)	Data before end of write pulse, t <sub>su(da)</sub>	25↑	-		25↑	-		100↑	_		65↑			140↑			
Hold	Address after write pulse, th(ad)	01			01			01			01			10↑			
time (see	Chip enable after write pulse, th(CE)	01			01			0↑			0↑			10↑	_		ns
Figure 1)	Data after write pulse, th(da)	0↑			01			01			01			10↑			
Operating	free-air temperature, TA	-55		125	0		70	-55		125	0		70	0		70	°C

<sup>↑↓</sup>The arrow indicates the transition of the read/write input used for reference: ↑for the low-to-high-transition, ↓for the high-to-low transition.

# electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

	DADAMETED.		CT CONDITION	uct		'S189			'S201		S	N74S20	19	
	PARAMETER		ST CONDITIO	N5'	MIN	TYP‡	MAX	MIN	TYP‡	MAX	MIN	TYP‡	MAX	דומט
VIH	High-level input voltage				2			2			2			V
VIL	Low-level input voltage						0.8			0.8			0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	1 <sub>1</sub> = ♦				-1.2			-1.2			-1.5	V
V	High-level output voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	Series 54S'	2.4	3.4		2.4	3.3					V
VOH	migh-level output voltage	V <sub>1L</sub> = 0.8 V,	IOH = MAX	Series 74S'	2.4	3.2		2.4	2.9		2.4	2.9	$\neg$	) <sup>v</sup>
	Low level extend values	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	Series 54S'		0.35	0.5		0.38	0.5		_		v
VOL	Low-level output voltage	V <sub>1L</sub> = 0.8 V,	I <sub>OL</sub> = 16 mA	Series 745'		0.35	0.45		0.38	0.45		0.38	0.45	١ ٧
1	Off-state output current,	V <sub>CC</sub> = MAX,	V <sub>IH</sub> = 2 V,				50			40			100	
IOZH	high-level voltage applied	V <sub>1L</sub> = 0.8 V,	$V_0 = 2.4 \text{ V}$		_	_	50			40			100	μΑ
1	Off-state output current,	V <sub>CC</sub> = MAX,	V <sub>IH</sub> = 2 V,				-50			-40			-100	
IOZL	low-level voltage applied	V <sub>IL</sub> = 0.8 V,	$V_0 = 0.4 V$		İ		-50			-40			-100	μА
11	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1			1	mA
ЧН	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V				25			25			25	μА
IIL.	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.5 V				-250		_	-250			-250	μΑ
los	Short-circuit output current §	V <sub>CC</sub> = MAX			-30		-100	-30		-100	-30		-100	mA
				T <sub>A</sub> = MAX			110			115			$\overline{}$	
1	Sunnil	V <sub>CC</sub> = MAX,	Series 54S'	T <sub>A</sub> = 25°C		75	110		100	140				
ICC	upply current	See Note 2		TA = MIN			110			155			$\neg$	mA
			Series 74S'	Full range		75	110		100	140		110	140	

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# SERIES 54S/74S RANDOM-ACCESS READ/WRITE **MEMORIES WITH 3-STATE OUTPUTS**

 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}$ C.

<sup>§</sup>Duration of the short circuit should not exceed one second.

 $<sup>\</sup>bullet$ I<sub>1</sub> = -18 mA for 'S189 and 'S201, -12 mA for 'S209.

NOTE 2: For the 'S189 I<sub>CC</sub> is measured with the read/write and chip-enable inputs grounded, all other inputs at 4.5 V, and the outputs open. For the 'S201 and SN74S209 I<sub>CC</sub> is measured with all chip-enable inputs grounded, all other inputs at 4.5 V, and the output open.

# TEXAS INSTRUMENTS

# recommended operating conditions

		s	SN54S289			N74S28	39	S	N54S30	)1	s	N74S30	)1	S	N74S30	9	
		MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply vo	oltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	4.5	5	5.5	4.75	5	5.25	4.75	5	5.25	V
High-leve	l output voltage, VOH			5.5			5.5			5.5			5.5			5.5	V
Low-level	output current, IOL	1		16			16			16			16			16	mA
Width of	write pulse, tw(wr) (see Figure 1)	25			25			100			65			130			ns
Setup	Address before write pulse, t <sub>su(ad)</sub>	01			01			0↓			Ot			10↓			
time (see	Chip enable before write pulse, t <sub>su(CE)</sub>	Ot			01			0↓			Ot			10↓			ns
Figure 2)	Data before end of write pulse, tsu(da)	25↑			25↑			100↑		_	65↑			140↑			1
Hold	Address after write pulse, th(ad)	01			0↑			01			10			10↑			
	Chip enable after write pulse, th(CE)	01			01			01			10			10↑			ns
Figure 2)	Data after write pulse, th(da)	0↑			0↑			01			01			10↑	•		1
Operating	free-air temperature, TA	-55		125	0		70	-55		125	0		70	0		70	°c

<sup>11</sup>The arrow indicates the transition of the read/write input used for reference: 1for the low-to-high-transition, 1for the high-to-low transition.

# electrical characteristics over recommended operating free-air temperature (unless otherwise noted)

	PARAMETER	TE0	T CONDITION	ıet		'S289			'S301		s	N74S30	9	רומט
	FARAIVIETER	123	ST CONDITION	13.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	MIN	TYP‡	MAX	JONI
$v_{IH}$	High-level input voltage				2			2			2			V
VIL	Low-level input voltage						8.0			0.8			0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	l <sub>j</sub> = ♦				-1.2			-1.2			-1.5	V
Іон	High-level output current	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	V <sub>O</sub> = 2.4 V			40			40			100	μА
'OH		V <sub>1L</sub> = 0.8 V		V <sub>O</sub> = 5.5 V			100			100			250	] "^
VOL	Low-level output voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	Series 54S'			0.5		0.38	0.5				V
VOL	Low-level output voltage	V <sub>IL</sub> = 0.8 V,	I <sub>OL</sub> = 16 mA	Series 74S'			0.45		0.38	0.45	i	0.38	0.45	
l <sub>l</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V	_			1			1			1	mA
ΙΗ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V				25			25			25	μΑ
IIL	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.5 V				-250			-250			-250	μA
				TA = MAX			105			110				
امما	Supply current	V <sub>CC</sub> = MAX,	Series 54S'	$T_A = 25^{\circ}C$		75	105		100	140				],
Icc	Supply current	See Note 3		T <sub>A</sub> = MIN			105			155				mA
			Series 74S'	Full range		75	105		100	140		110	140	1

 $<sup>^\</sup>dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# SERIES 548/74S RANDOM-ACCESS READ/WRITE MEMORIES WITH OPEN-COLLECTOR OUTPUTS

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

<sup>|</sup> Note | 18 mA for 'S289 and 'S301, -12 mA for 'S309.

NOTE 3: For the 'S289 I<sub>CC</sub> is measured with the read/write and chip-enable inputs grounded, all other inputs at 4.5 V, and the outputs open. For the 'S301 and SN74S309 I<sub>CC</sub> is measured with all chip-enable inputs grounded, all other inputs at 4.5 V, and the output open.

# switching characteristics over recommended operating ranges of TA and VCC (unless otherwise noted) random-access memories with three-state outputs

1	DADAMETED		TECT COMPLETIONS	SN54	IS189	SN74	S189	SN54	S201	SN74	S201	_SN74	S209	J
	PARAMETER		TEST CONDITIONS	TYP‡	MAX	TYP‡	MAX	TYP‡	MAX	TYP‡	MAX	TYP‡	MAX	UNIT
tw(wr,min	n) Minimum width of write pulse		C <sub>L</sub> = 30 pF,	15	25	15	25	40	100	40	65	65	85	ns
ta(ad)	Access time from address		$R_1 = 300 \Omega$ ,	25	50	25	35	42	85	42	65	70	100	ns
t <sub>a</sub> (CE)	Access time from chip enable (enable ti	me)	See Figure 1	12	25	12	17	13	40	13	30	20	40	ns
<sup>t</sup> SR	Sense recovery time			22	40	22	35	20	50	20	40	20	40	ns
tPXZ	Disable time from high or low level	from CE	$C_L = 5  pF$ , $R_{L1} = 300  \Omega$ ,	12	25	12	17_	9	30	9	20	15	30	
1772		See Figure 1	12		12		13	45	13	35	25	40	ns	


# random-access memories with open-collector outputs

	DADAMETED		TEST COMPLETIONS	SN54	S289	SN74	S289	SN54	S301	SN74	S301	SN74	IS309	
	PARAMETER	•	TEST CONDITIONS	TYP‡	MAX	TYP‡	MAX	TYP‡	MAX	TYP‡	MAX	TYP‡	MAX	UNIT
tw(wr,min)	Minimum width of write pulse			15	25	15	25	40	100	40	65	65	85	ns
ta(ad)	Access time from address		C <sub>L</sub> = 30 pF,	25	50	25	35	42	85	42	65	70	100	ns
ta(CE)	Access time from chip enable (enable tir	ne)	$R_{L1} = 300 \Omega$ ,	12	25	12	17	13	40	13	30	20	40	ns
tsR	Sense recovery time		$R_{L2}$ = 600 Ω,	22	40	22	35	20	50	20	40	20	40	ns
	Propagation delay time, low-to-	from CE	See Figure 2	12	25	12	17	8	30	8	20	15	30	
tPLH	high-level output (disable time)	from R/W		12		12		15	45	15	35	25	40	ns


 $\ddagger$ All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

# schematics of inputs and outputs

'S189, 'S201, SN74S209, 'S289, 'S301, SN74S309



'S189, 'S201, SN74S209 OUTPUT




'S289, 'S301, SN74S309


SERIES 54S/74S RANDOM-ACCESS

**READ/WRITE** 

MEMORIES



# SERIES 54S/74S RANDOM-ACCESS READ/WRITE MEMORIES




VOLTAGE WAVEFORMS

ACCESS (ENABLE) TIME AND DISABLE TIME FROM CHIP ENABLE
VOLTAGE WAVEFORMS

- NOTES: A. When measuring access times from address inputs, the chip enable input(s) is(are) low and the read/write is high.
  - B. Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.
  - C. When measuring access and disable times from chip enable input(s), the address inputs are steady-state and the read/write input is high.
  - D. Input waveforms are supplied by pulse generators having the following characteristics:  $t_r \leqslant 2.5$  ns, PRR  $\leqslant 1$  MHz, and  $Z_{out} \approx 50~\Omega$ .

# FIGURE 1-TESTING RAM's WITH 3-STATE OUTPUTS



# ACCESS TIME FROM ADDRESS INPUTS VOLTAGE WAVEFORMS

# ACCESS (ENABLE) TIME AND DISABLE TIME FROM CHIP ENABLE VOLTAGE WAVEFORMS

- NOTES: A. When measuring access times from address inputs, the chip-enable input(s) is(are) low and the read/write input is high.
  - B. Waveform shown is for the output with internal conditions such that the output is low except when disabled.
  - C. When measuring access and disable times from chip-enable input(s), the address inputs are steady-state and the read/write input is high.
  - D. Input waveforms are supplied by pulse generators having the following characteristics:  $t_r \le 2.5$  ns,  $t_f \le 2.5$  ns, PRR  $\le 1$  MHz, and  $Z_{out} \approx 50~\Omega$ .

FIGURE 2-TESTING RAM's WITH OPEN-COLLECTOR OUTPUTS

575

# TTL **MEMORIES**

# **TYPE SN7489** 64-BIT RANDOM-ACCESS READ/WRITE MEMORY


BULLETIN NO. DL-S 7511386, DECEMBER 1972-REVISED MAY 1975

- For Application as a "Scratch Pad" Memory with Nondestructive Read-Out
- Fully Decoded Memory Organized as 16 Words of Four Bits Each
- Fast Access Time . . . 33 ns Typical
- Diode-Clamped, Buffered Inputs
- Open-Collector Outputs Provide Wire-AND Capability
- Typical Power Dissipation . . . 375 mW
- Compatible with Most TTL and DTL Circuits

# description

This 64-bit active-element memory is a monolithic, high-speed, transistor-transistor logic (TTL) array of 64 flip-flop memory cells organized in a matrix to provide 16 words of four bits each. Each of the 16 words is addressed in straight binary with full on-chip decoding.

The buffered memory inputs consist of four address lines, four data inputs, a write enable, and a memory enable for controlling the entry and access of data. The memory has open-collector outputs which may be wire-AND connected to permit expansion up to 4704 words of N-bit length without additional output buffering. Access time is typically 33 nanoseconds; power dissipation is typically 375 milliwatts.



ME	WE	OPERATION	CONDITION OF OUTPUTS
L	L	Write	Complement of Data Inputs
L	н	Read	Complement of Selected Word
н	L	Inhibit Storage	Complement of Data Inputs
Н	н	Do Nothing	High


# write operation

Information present at the data inputs is written into the memory by addressing the desired word and holding both the memory enable and write enable low. Since the internal output of the data input gate is common to the input of the sense amplifier, the sense output will assume the opposite state of the information at the data inputs when the write enable is low.


#### read operation


The complement of the information which has been written into the memory is nondestructively read out at the four sense outputs. This is accomplished by holding the memory enable low, the write enable high, and selecting the desired address.

# TYPE SN7489 64-BIT RANDOM-ACCESS READ/WRITE MEMORY



# schematics of inputs and outputs





# **TYPE SN7489** 64-BIT RANDOM-ACCESS READ/WRITE MEMORY

absolute maximum ratings over operat	ing i	166-	211	LEI	np	CI a	ıtu	16	ıaı	ııy	e (	uı	116	33	υı	116	IVV	13	61	10	LEC	۱,						
Supply voltage, VCC (see Note 1) .																											7 V	,
Input voltage (see Note 1)																											5.5 V	•
High-level output voltage, VOH (see No	otes 1	l and	2)																								5.5 V	,
Operating free-air temperature range																								(	o°c	to	70°C	;
Storage temperature range																							-6	35°	C.	to	150°C	;
NOTES: 1. Voltage values are with respect to net	twork	grour	d te	ermi	inal.																							

#### 2. This is the maximum voltage that should be applied to any output when it is in the off state.

#### recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, VCC	4.75	5	5.25	V
Width of write-enable pulse, t <sub>W</sub>	40			ns
Setup time, data input with respect to write enable, t <sub>su</sub> (see Figure 1)	40			ns
Hold time, data input with respect to write enable, $t_h$ (see Figure 1)	5			ns
Select input setup time with respect to write enable, t <sub>SU</sub>	0			ns
Select input hold time after writing, th (see Figure 1)	5			ns
Operating free-air temperature, TA	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDIT	IONS <sup>†</sup>	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					8.0	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA			-1.5	V
¹он	High-level output current	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,			20	μА
тОН		V <sub>IL</sub> = 0.8 V,	V <sub>OH</sub> = 5.5 V			20	μ.,
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 \	/, I <sub>OL</sub> = 12 mA			0.4	v
VOL	Low-level output voltage	V <sub>IL</sub> = 0.8 V,	I <sub>OL</sub> = 16 mA			0.45	ľ
11	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1	mA
ΙΗ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V			40	μА
111	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V			-1.6	mA
<sup>1</sup> CC	Supply current	V <sub>CC</sub> = MAX,	See Note 3		75	105	mΑ
	Off-state output capacitance	V <sub>CC</sub> = 5 V,	V <sub>O</sub> = 2.4 V,		6 5		рF
Co	On-state output capacitance	f = 1 MHz			6.5		PF

NOTE 3:  $I_{CC}$  is measured with the memory enable grounded, all other inputs at 4.5 V, and all outputs open.


#### switching characteristics, VCC = 5 V, TA = 25°C

	PARAMETE	R	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low output from memory enable	,			26	50	
tPHL	Propagation delay time, high output from memory enable		C <sub>1</sub> = 30 pF,		33	50	ns
tPLH	Propagation delay time, low output from any address inp	١ ١	$R_{L1} = 300 \Omega$ , $R_{L2} = 600 \Omega$ ,		30	60	ns
tPHL	Propagation delay time, hig output from any address in		See Figure 1		35	60	115
	Sense recovery time '	output initially high			39	70	
tsr	after writing	output initially low			48	70	ns

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C.

# TYPE SN7489 64-BIT RANDOM-ACCESS READ/WRITE MEMORY




#### READ CYCLE

#### WRITE CYCLE FROM WRITE ENABLE

NOTES: A. The input pulse generators have the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns, PRR = 1 MHz,  $Z_{out} \approx 50 \ \Omega$ . B.  $C_L$  includes probe and jig capacitance.

#### FIGURE 1-SWITCHING CHARACTERISTICS



575 PRINTED IN U.S.A.

TI cannot assume any responsibility for any circuits shown or represent that they are free from patent infringement.

TEXAS INSTRUMENTS
INCORPORATED
POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

# TTL MEMORIES

# SERIES 54/74, 54S/74S PROGRAMMABLE READ-ONLY MEMORIES

BULLETIN NO. DL-S 7512258, MAY 1975

- Titanium-Tungsten (Ti-W) Fuse Links for Fast, Low-Voltage, Reliable Programming
- All Schottky-Clamped PROM's Offer:
   Fast Chip Select to Simplify System Decode
   Choice of Three-State or Open-Collector Outputs
   P-N-P Inputs for Reduced Loading on
   System Buffers/Drivers
- Full Decoding and Chip Select Simplify System Design
- Applications Include:
  Microprogramming/Firmware Loaders
  Code Converters/Character Generators
  Translators/Emulators
  Address Mapping/Look-Up Tables

TYPE NUMBER	R (PACKAGES)	BIT SIZE	ООТРОТ	TYPICAL ACC	ESS TIME (ns)
–55°C to 125°C	0°C to 70°C	(ORGANIZATION)		FROM ADDRESS	FROM CHIP SELECT
SN54186(J, W)	SN74186(J, N)	512 bits (64 W x 8 B)	open-collector	50	55
SN54188A(J, W)	SN74188A(J,N)	050.1.	open-collector	30	34
SN54S188(J, W)	SN74S188(J, N)	→ 256 hits	open-collector	25	12
SN54S288(J, W)	SN74S288(J, N)	(32 W X 8 B)	three-state	25	12
SN54S287(J, W)	SN74S287(J, N)	1024 bits	three-state	42	15
SN54S387(J, W)	SN74S387(J, N)	(256 W x 4 B)	open-collector	42	15
SN54S470(J)	SN74S470(J, N)	2048 bits	open-collector	50	20
SN54S471(J)	SN74S471(J, N)	(256 W x 8 B)	three-state	50	20
SN54S472(J)	SN74S472(J, N)	4096 bits	three-state	55	20
SN54S473(J)	SN74S473(J, N)	(512 W × 8 B)	open-collector	55	20

512 BITS (64 WORDS BY 8 E '186	BITS)	256 BI (32 WORDS B '188A, 'S188	Y 8 BITS)	1024 I (256 WORDS 'S287,	BY 4 BITS)	(256 WORD	BITS S BY 8 BITS) , 'S471	4096 E (512 WORDS 'S472,	BY 8 BITS)
NC 2C ADA 3C ADB 4C ADC 5C CS 1 6C CS 2 7C ADD 8C ADE 9C ADF 10C GND 1 11C	) 24 V <sub>CC</sub> ) 23 GND 2 ) 22 DO 1 ) 21 DO 2 ) 20 DO 3 ) 19 DO 4 ) 18 DO 5 ) 17 DO 6 ) 16 DO 7 ) 15 DO 8 ) 14 TO 1 ) 13 GND 2	DO 1 1C DO 2 2C DO 3 3C DO 4 4C DO 5 5C DO 6 6C DO 7 7C GND 8C	)16 Vcc )15 ČŠ )14 AD E )13 AD D )12 AD C )11 AD B )10 AD A )9 DO 8	AD G 1C AD F 2 C AD E 3 C AD E 3 C AD E 4 C AD A 5 C AD B 6 C AD C 7 C GND 8 C	)16 Vcc )15 AD H )14 ©\$ 2 )13 ©\$ 1 )12 DO 1 )11 DO 2 )10 DO 3 )9 DO 4	AD A 10 AD B 20 AD C 30 AD C 30 AD E 50 DO 1 60 DO 2 70 DO 3 80 DO 4 90 GND 100	20 VCC 119 ADH 218 ADG 217 ADF 216 ©S 2 215 ©S 1 214 008 213 007 212 006 211 005	AD A 1C AD B 2C AD C 3C AD D 4C AD E 5C DO 1 6C DO 2 7C DO 3 8C DO 4 9C GND 10C	20 vcc )19 AD1 )18 AD H )17 AD G )16 AD F )15 CS )14 DO8 )13 DO7 )12 DO6 )11 DO5

Pin assignments for all of these memories are the same for all packages.

#### description

NC-No internal connection <sup>†</sup>TO is used for testing purposes The logic at TO is undefined.

These monolithic TTL programmable read-only memories (PROM's) feature titanium-tungsten (Ti-W) fuse links with each link designed to program in one millisecond or less. The Schottky-clamped versions of these PROM's offer considerable flexibility for upgrading existing designs or improving new designs as they feature full Schottky clamping for improved performance, low-current MOS-compatible p-n-p inputs, choice of bus-driving three-state or open-collector outputs, and improved chip-select access times.

The high-complexity 2048- and 4096-bit PROM's can be used to significantly improve system density for fixed memories as all are offered in the 20-pin dual-in-line package having pin-row spacings of 0.300 inch.

# SERIES 54/74, 54S/74S PROGRAMMABLE READ-ONLY MEMORIES


#### description (continued)


Data can be electronically programmed, as desired, at any bit location in accordance with the programming procedure specified. All PROM's, except the 'S287 and 'S387, are supplied with a low-logic-level output condition stored at each bit location. The programming procedure open-circuits Ti-W metal links, which reverses the stored logic level at selected locations. The procedure is irreversible; once altered, the output for that bit location is permanently programmed. Outputs never having been altered may later be programmed to supply the opposite output level. Operation of the unit within the recommended operating conditions will not alter the memory content.

A low level at the chip-select input(s) enables each PROM except the '186, which is enabled by a high level at both chip-select inputs. The opposite level at any chip-select input causes the outputs to be off.

The three-state output offers the convenience of an open-collector output with the speed of a totem-pole output; it can be bus-connected to other similar outputs yet it retains the fast rise time characteristic of the TTL totem-pole output. The open-collector output offers the capability of direct interface with a data line having a passive pull-up.

#### schematics of inputs and outputs







'S188, 'S287, 'S288, 'S387 'S470, 'S471, 'S472, 'S473


'S470, 'S473

TYPICAL OF ALL OUTPUTS

'S287, 'S288 'S471, 'S472







#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply vo	Itage (see No	te 1)																									7	v
	tage																											
	output voltage																											
Operating	free-air temp	eratur	re r	ang	e:	SN	54	', S	Ni	548	s' (	Cir	cui	its									<u>_</u> Ę	55°	,C	to	125	°C
						SN	74	', S	SN	745	S' (	Cir	cui	its										(	)°C	C to	o 70'	°C
Storage te	mperature rai	nae																					-€	35°	C,	to	150	°C

NOTE 1: Voltage values are with respect to network ground terminal (GND 2 of '186),. For '186 GND 1 and both GND 2 terminals are all connected to system ground except during programming. The supply-voltage rating does not apply during programming of the '188, '188A, or the 54S/74S PROM's.

# TYPES SN54186, SN74186 PROGRAMMABLE READ-ONLY MEMORIES

#### recommended conditions for programming

		MIN	NOM	MAX	UNI
Supply voltages (see Note 2)	Vcc	4.75	5	5.25	v
Supply voltages (see Note 2)	GND 1	-5		-6 <sup>†</sup>	
Input conditions (see Note 3 and 4)	High level		pen circu equivale		
	Low level	-5		-6 <sup>†</sup>	V
Output voltage				-6.5 <sup>†</sup> ‡	V
Output current, output being programmed		95	-120	-130	mA
Duration of programming pulse (see Note 5)		1		20	ms
Programming duty cycle			25	35	%
Free-air temperature		0		55	°C

<sup>†</sup>Absolute maximum ratings.

 $\ddagger$ Clamp to ensure output does not exceed -0.5 V with respect to GND 1.

- NOTES: 2. Voltage values are with respect to the GND 2 terminals.
  - 3. The high-level (off) output of a Series 54/74 or 54S/74S open-collector gate with no pull-up resistor meets the requirements for a high-level input condition.
  - The low-level input voltage must be within  $\pm 0.5$  volts of the applied voltage at GND 1.
  - 5. Programming is guaranteed if the pulse is applied to the output for 10 ms. Typically, programming occurs in less than 1 ms.

#### step-by-step programming procedure

Programming the SN54186 or SN74186 is performed individually for each of the 512 bit locations and consists basically of applying a current pulse to each output terminal where a low logic level is to be changed to a high (off) level. The power supply and ground connections described below are designed to ensure that alteration of the memory content occurs during the programming procedure only.

- 1. Connect the memory as shown in Figure 1. To address a particular word in the memory, set the input switches to the binary equivalent of that word where a low logic level is as specified under "recommended conditions for programming" and a high logic level is either an open circuit or connection to an open-collector TTL gate with no pull-up resistor.
- 2. Apply a programming current pulse as specified to the pin associated with the first bit to be changed from a low-level to a high-level output.
- 3. Repeat Step 2 for each high-level output desired in the word addressed (program only one bit at a time). Any bit that is to remain at a low level should have its respective output open-circuited during the entire programming cycle for the addressed word.
- 4. Set the next input address and repeat steps 2 and 3 at a programming duty cycle of 35% maximum. This procedure is repeated for each input address for which a specific output word pattern is desired. A low logic level can always be changed to a high logic level simply by repeating Steps 1 and 2. Once programmed to provide a high logic level, the output cannot be changed to supply a low logic level.

NOTE: When verification indicates that a bit did not program, repeat steps 2 through 4. If the bit did not program after the second application of a 1-millisecond programming pulse, repeat steps 2 through 4 using programming pulse time of 10 to 20 milliseconds. Regardless of the programming pulse duration, its total average pulse time should be no more than 35% of the programming cycle.




FIGURE 1-PROGRAMMING CONNECTIONS

# TYPES SN54188A, SN74188A, AND SERIES 54S/74S PROGRAMMABLE READ-ONLY MEMORIES

#### recommended conditions for programming

		′188A			SNS	745'	UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub> (see Note 6)	Steady state	4.75	5	5.75	4.75	5	5.75	v
anbbit Aggrage, ACC (see More o)	Program pulse	10	10.5	11 <sup>†</sup>	10	10.5	11†	] <b>'</b>
Input voltage	High level, VIH	2.4		5	2.4		5	V
input voitage	Low level, VIL	0		0.5	0		0.5	1
Termination of all outputs except the one to be program		See	load cir	cuit	See	load circ	cuit	
remination of all outputs except the one to be program	mea	(	Figure 2	2)	(F	igure 2	)	İ
Voltage applied to output to be programmed, $V_{O(pr)}$ (se	e Note 7)		0.25	+0.3 -0.8	0	0.25	0.3	V
Duration of VCC programming pulse Y (see Figure 3 and	Note 8)	1		20	1		20	ms
Programming duty cycle			25	35		25	35	%
Free-air temperature		0		55	0		55	°C

<sup>&</sup>lt;sup>†</sup>Absolute maximum ratings.

NOTES: 6. Voltage values are with respect to the GND 2 terminals.

- The '188A, '5188, '5288, '5470, '5471, '5472, and '5473 are supplied with all bit locations containing a low logic level, and programming a bit changes the output of the bit to high logic level. The '5287 and '5387 are supplied with all bit outputs at a high logic level, and programming a bit changes it to a low logic level.
- 8. Programming is guaranteed if the pulse applied is 10 ms long. Typically, programming occurs in 1 ms.

#### step-by-step programming procedure

- 1. Apply steady-state supply voltage (VCC = 5 V) and address the word to be programmed.
- 2. Verify that the bit location needs to be programmed. If not, proceed to the next bit.
- 3. If the bit requires programming, disable the outputs by applying a high-logic-level voltage to the chip-select
- 4. Only one bit location is programmed at a time. Connect each output not being programmed to 5 V through 3.9 k $\Omega$ and apply the voltage specified in the table to the output to be programmed. Maximum current out of the programming output supply during programming is 150 mA.
- 5. Step VCC to 10.5 V nominal. Maximum supply current required during programming is 750 mA.
- 6. Apply a low-logic-level voltage to the chip-select input(s). This should occur between 10 μs and 1 ms after VCC has reached its 10.5-V level. See programming sequence of Figure 3.
- 7. After the X pulse time (1 ms) is reached, a high logic level is applied to the chip-select inputs to disable the outputs.
- 8. Within 10 µs to 1 ms after the chip-select input(s) reach a high logic level, VCC should be stepped down to 5 V at which level verification can be accomplished.
- 9. The chip-select input(s) may be taken to a low logic level (to permit program verification) 10 \( \mu \)s or more after VCC reaches its steady-state value of 5 V.
- 10. At a Y pulse duty cycle of 35% or less, repeat steps 1 through 8 for each output where it is desired to program a bit.

NOTES: A)  $V_{CC}$  should be removed between program pulses to reduce dissipation and chip temperatures. See Figure 3.

B) When verification indicates that a bit did not program, repeat steps 3 through 9. If the bit did not program after the second application of a 1-ms X pulse, repeat steps 3 through 9 using an X pulse time of 10 to 20 ms. Regardless of the X duration, the total average pulse time of Y should be no more than 35% of the programming cycle.



LOAD CIRCUIT FOR EACH OUTPUT NOT BEING PROGRAMMED OR FOR PROGRAM VERIFICATION FIGURE 2




FIGURE 3-VOLTAGE WAVEFORMS FOR PROGRAMMING

# TYPES SN54186, SN54188A, SN74186, SN74188A PROGRAMMABLE READ-ONLY MEMORIES

#### recommended operating conditions

		SN5418		1	6		
		SN54188A MIN NOM MAX				IA	UNIT
	MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, V <sub>OH</sub>			5.5			5.5	V
Low-level output current, IOL			12			12	mA
Operating free-air temperature, TA	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	onet		186			'188A				
	PARAMETER	<b>'</b>	EST CONDITI	ON2.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNIT
ViH	High-level input voltage				2			2			V
VIL	Low-level input voltage						8.0			0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 mA				-1.5			-1.5	V
lou	High-level output current	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	V <sub>OH</sub> = 2.4 V			100				
¹он	riigii-iever output current	V <sub>IL</sub> = 0.8 V		V <sub>OH</sub> = 5.5 V			200			100	μΑ
VOL	Low-level output voltage	$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$					0.4			0.45	V
l <sub>l</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1			1	mA
ЧН	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.4 V				40			40	μА
IIL	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V				-1			-1	mA
loo	Supply current	V <sub>CC</sub> = MAX,	Soo Note O	Both CS at 0 V		47	95				
Icc	зарру санен	VCC - WAX,	See Note 9	Both CS at 4.5 V		80	120				mA
Іссн	Supply current, all outputs high	V <sub>CC</sub> = MAX		See Note 10					50	80	
ICCL	Supply current, all outputs low	VCC WAX		See Note 11					82	110	mA
Co	Off-state output capacitance	$V_{CC} = 5 V$ ,	$V_0 = 2 V$ ,	f = 1 MHz		6.5			6.5	•	рF

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\ddagger$ AII typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

10. I<sub>CCH</sub> of '188A is measured with all inputs at 4.5 V, all outputs open.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

ТҮРЕ	TEST CONDITIONS	Access ti	n) (ns) me from dress	Access ti	CS) (ns) ime from (enable time)	Propagation low-to-high	H (ns)  delay time,  level output  ct (disable time)
		TYP	MAX	TYP	MAX	TYP	MAX
<b>′186</b>	$C_L = 30 \text{ pF},  R_{L1} = 400 \Omega,$	50	75	55	75	40	75
′188A	$R_{L2} = 600 \Omega$ , See Figure 4	30	50	34	50	23	50

NOTES: 9. ICC of '186 is measured with all outputs open and the address inputs at 4.5 V. Typical values are for 50% of the bits programmed.

<sup>11.</sup> I<sub>CCL</sub> of '188A is measured with the chip-select input grounded, all other inputs at 4.5 V, and all outputs open. The typical value shown is for the worst-case condition of all eight outputs low at one time. This condition may not be possible after the device has been programmed.

# **SERIES 54S/74S** PROGRAMMABLE READ-ONLY MEMORIES WITH OPEN-COLLECTOR OUTPUTS

#### recommended operating conditions

		'S188			's	173	UNIT	
		MIN	MIN	NOM	MAX	1		
Supply voltage V	Series 54S	4.5	5	5.5	4.5	5	5.5	v
Supply voltage, V <sub>CC</sub>	Series 74S	4.75	5	5.25	4.75	5	5.25	1 °
High-level output voltage, VOH				5,5			5.5	V
Low-level output current, IOL				20			16	mA
Operating free six temperature T.	Series 54S	-55		125	-55		125♦	°c
perating free-air temperature, T <sub>A</sub>	Series 74S	0		70	0		70	١ '

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS <sup>†</sup>	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage			2			V
VIL	Low-level input voltage					0.8	V
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA	]		-1.2	V
lau	High-level output current	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	V <sub>OH</sub> = 2.4 V			50	
IOH.	riigii-ievei output current	VIL = 0.8 V	V <sub>OH</sub> = 5.5 V			100	μА
VOL	Low-level output voltage	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,			0.5	V
		V <sub>IL</sub> = 0.8 V,	IOL = MAX	<u> </u>			
l <sub>l</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1	mA
ΉΙ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V			25	μА
HL	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.5 V			-250	μА
		V <sub>CC</sub> = MAX,	'S188		80	110	
	0 1 222	Chip select(s) at 0 V	, '\$387		100	135	1
Icc	Supply current	Outputs open,	'S470		110	155	mA
		See Note 12	See Note 12 'S473				1

#### switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

ТҮРЕ	TEST CONDITIONS	t <sub>a(ad)</sub> (ns) Access time from address		ta(CS) Access tin chip select (e	ne from	tp <sub>LH</sub> (ns) Propagation delay time, low-to-high-level output from chip select (disable ti		
		TYP‡	MAX	<del></del>		TYP‡	MAX	
SN54S188		25	50	12	30	12	30	
SN74S188		25	40	12	25	12	25	
SN54S387	$C_L = 30 pF$ ,	42	75	15	40∮	15	40∮	
SN74S387	$R_{L1} = 300 \Omega$ ,	42	65	15	35	15	35	
SN54S470	$R_{L2} = 600 \Omega$ ,	50	80	20	40	15	35	
SN74S470	See Figure 4	50	70	20	35	15	30	
SN54S473		55		20		15		
SN74S473		55		20		15		

<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

∮Tentative specifications.
NOTE 12: The typical values of I<sub>CC</sub> shown are with all outputs low.

 $<sup>^\</sup>ddagger$ AII typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ} \text{C}$ .

An SNS4S387 in the W package operating at free-air temperatures above 108°C requires a heat sink that provides a thermal resistance from case to free air,  $R_{\theta CA}$ , of not more than 42 °C/W.

# **SERIES 54S/74S** PROGRAMMABLE READ-ONLY MEMORIES WITH 3-STATE OUTPUTS

#### recommended operating conditions

		'S287 'S471, 'S472			<b>'</b> \$288			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	1
Supply voltage Van	Series 54S	4.5	5	5.5	4.5	5	5.5	V
Supply voltage, V <sub>CC</sub>	Series 74S	4.75	5	5.25	4.75	5	5.25	1 °
High-level output current, IOH	Series 54S			-2			-2	
High-lever output current, IOH	Series 74S			-6.5			-6.5	mA
Low-level output current, IOL				16			20	mA
Operating free six temperature. To	Series 54S	-55		125	-55		125♦	°c
Operating free-air temperature, T <sub>A</sub>	Series 74S	0		70	0		70	1

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	D4.D4445750				SN54S			SN74S	,	l
	PARAMETER	TEST CONDI	HONS	MIN	TYP‡	MAX	MIN	түр‡	MAX	UNIT
VIH	High-level input voltage			2			2			V
VIL	Low-level input voltage					8.0			8.0	٧
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V
Voн	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = MAX	2.4	3.4		2.4	3.2		٧
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = MAX			0.5			0.5	>
lozh	Off-state output current, high-level voltage applied	V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.4 V	V <sub>IH</sub> = 2 V,			50			50	μА
lozL	Off-state output current, low-level voltage applied	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0.5 V	V <sub>IH</sub> = 2 V,			-50			-50	μА
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1			1	mA
ЧН	High-level input current	V <sub>CC</sub> = MAX,	$V_1 = 2.7 V$			25			25	μА
IL	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.5 V			250			-250	μΑ
los	Short-circuit output current §	V <sub>CC</sub> = MAX		-30		-100	-30		-100	mA
		V <sub>CC</sub> = MAX, Chip select(s) at 0 V,	'S287 'S288		100 80	135 110		100 80	135 110	
lcc lcc	Supply current	Outputs open,	'S471		110	155		110	155	mA
L		See Note 12	'S472		120			120		

#### switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

TYPE	TEST CONDITIONS	t <sub>a(ad)</sub> Access		<sup>t</sup> a( <del>CS</del> ) Access tin		<sup>t</sup> PXZ Disable ti				
		from address		chip select (e	nable time)	high or low level				
``	Ì		MAX	TYP‡	MAX	TYP‡	MAX			
SN54S287		42	75∮	15	40∮	12				
SN74S287	C. = 20 = 5 for	42	65	15	35	12				
SN54S288	CL = 30 pF for	25	50	12	30	8	30			
SN74S288	t <sub>a(ad)</sub> and t <sub>a(CS)</sub> ,	25	40	12	25	8	20			
SN54S471	5 pF for tpXZ;	50	80	20	40	15	35			
SN74S471	R <sub>L</sub> = 300 Ω;	50	70	20	35	15	30			
SN54S472	See Figure 5	55		20		15				
SN74S472		55		20	1	15				

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25° C.


Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

An SN54S287 in the W package operating at free-air temperatures above 108° C requires a heat sink that provides a thermal resistance from case-to-free-air, R<sub>B</sub>C<sub>A</sub>, of not more than 42° C/W.

NOTE 12: The typical values of I<sub>CC</sub> shown are with all outputs low.

# SERIES 54/74, 54S/74S PROGRAMMABLE READ-ONLY MEMORIES

#### PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

**VOLTAGE WAVEFORMS** 


NOTES: A. The input pulse generator has the following characteristics:  $Z_{OUt} \approx 50~\Omega$  and PRR  $\leqslant$  1 MHz. For Series 54/74,  $t_r \leqslant$  7 ns,  $t_f \leqslant$  7 ns. For Series 54S/74S,  $t_r \leqslant$  2.5 ns.

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. The pulse generator is connected to the input under test. The other inputs, memory content permitting, are connected so that the input will switch the output under test.


FIGURE 4-SWITCHING TIMES OF '186, "188A, 'S188, 'S470, 'S387, AND 'S473



LOAD CIRCUIT



# ACCESS TIME FROM ADDRESS INPUTS VOLTAGE WAVEFORMS



ACCESS (ENABLE) TIME AND DISABLE TIME FROM CHIP SELECT VOLTAGE WAVEFORMS

- NOTES: A. When measuring access times from address inputs, the chip-select input(s) is(are) low.
  - B. When measuring access and disable times from chip-select input(s), the address inputs are steady-state.
  - C. Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.
  - D. Input waveforms are supplied by pulse generators having the following characteristics:  $t_r \le 2.5$  ns,  $t_f \le 2.5$  ns, PRR  $\le 1$  MHz, and  $Z_{out} \approx 50~\Omega$ .

FIGURE 5-SWITCHING TIMES OF 'S287, 'S288, 'S471, AND 'S472

575

190

## TTL MEMORIES

# SERIES 54/74, 54S/74S READ-ONLY MEMORIES


BULLETIN NO. DL-S 7512259, MAY 1975

- Mask-Programmed Memories That Can Replace PROMs
- Full On-Chip Decoding and Fast Chip Select(s) Simplify System Decoding
- All Schottky-Clamped ROMs Offer
  - -Choice of 3-State or Open-Collector Outputs
  - -P-N-P Inputs for Reduced Loading on System Buffers/Drivers
- Applications Include:
  - -Microprogramming Firmware/Firmware Loaders
  - -Code Converters/Character Generators
  - -Translators/Emulators
  - -Address Mapping/Look-Up Tables

TYPE NUMBER	R (PACKAGES)	TYPE OF	BIT SIZE	TYPICAL ACCE	SS TIMES
-55°C to 125°C	0°C to 70°C	OUTPUT(S)	(ORGANIZATION)	CHIP-SELECT	ADDRESS
SN5488A(J, W)	SN7488A(J, N)	Open-Collector	256 Bits	22 ns	26 ns
3113400A(J, W)	SN/400A(J, N/	Open-Collector	(32 W x 8 B)	22 115	20 115
SN54187(J, W)	SN74187(J, N)	Open-Collector	1024 Bits	00	40 ns
31434167(J, W)	314/416/(3, 14)	Open-Collector	(256 W x 4 B)	20 ns	40 ns
SN54S270(J)	SN74S270(J, N)	Open-Collector	2048 Bits	45	45 ns
SN54S370(J)	SN74S370(J, N)	3-State	(512 W x 4 B)	15 ns `	45 ns
SN54S271(J)	SN74S271(J, N)	Open-Collector	2048 Bits	45	45
SN54S371(J)	SN74S371(J, N)	3-State	(256 W × 8 B)	15 ns	45 ns

#### 256 BITS (32 WORDS BY 8 BITS) '88A DO 1 1/ ⊃16 Vcc DO 2 25 15 cs `14 AD E DO 3 3( DO 4 4( 13 AD D 12 AD C 005 50 DO 6 60 AD B 710 AD A DO 7 70 `ኃ9 DO 8 GND 8(

1024 BITS (256 WORDS BY 4 BITS)



#### description

These monolithic TTL custom-programmed read-only memories (ROMs) are particularly attractive for applications requiring medium to large quantities of the same bit pattern. Plug-in replacements can be obtained for most of the popular TTL PROMs.

The high-complexity 2048-bit ROMs can be used to significantly improve system bit density for fixed memory as all are offered in compact 16- or 20-pin dual-in-line packages having pin-row spacings of 0.300-inch.


The Schottky-clamped versions offer considerable flexibility for upgrading existing designs or improving new designs as they feature improved performance; plus, they offer low-current MOS-compatible p-n-p inputs, choice of bus-driving three-state or open-collector outputs, and improved chip-select access times.

Data from a sequenced deck of data cards punched according to the specified format are permanently programmed by the factory into the monolithic structure for all bit locations. Upon receipt of the order, Texas Instruments will assign a special identifying number for each pattern programmed according to the order. The completed devices will be marked with the appropriate TI special device number. It is important that the customer specify not only the output levels desired at all bit locations, but also the other information requested under ordering instructions.


The three-state outputs offer the convenience of an open-collector output with the speed of a totem-pole output: they can be bus-connected to other similar outputs yet they retain the fast rise time characteristic of the TTL totem-pole output. The open-collector outputs offer the capability of direct interface with a data line having a passive pull-up.

Word-addressing is accomplished in straight positive-logic binary and the memory may be read when all  $\overline{CS}$  inputs are low. A high at any  $\overline{CS}$  input causes the outputs to be off.


#### 2048 BITS (512 WORDS BY 4 BITS) 'S270, 'S370



#### 2048 BITS (256 WORDS BY 8 BITS) 'S271, 'S371



Pin assignments for all of these memories are the same for all packages.



Word selection is accomplished in a conventional positive-logic binary code with the A address input being the least-significant bit progressing alphabetically through the address inputs to the most-significant bit.

575

#### schematics of inputs and outputs

'88A, '187


EQUIVALENT OF
EACH INPUT

VCC

§ 6 kΩ NOM

TYPICAL OF ALL OUTPUTS

OUTPUT




'S270, 'S271, 'S370, 'S371

EQUIVALENT OF EACH INPUT

TYPICAL OF ALL OUTPUTS

'S270, 'S271



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	7 V
Input voltage	5.5 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54', SN54S' Circuits (see Note 2)	125°C
SN74', SN74S' Circuits 0°C to	o 70°C
Storage temperature range	

NOTES: 1. Voltage values are with respect to network ground terminal.

2. An SNS4187 in the W package operating at free-air temperatures above 111°C requires a heat sink that provides a thermal resistance from case-to-free-air, R<sub>0</sub>CA, of not more than 46°C/W.

# SERIES 54/74 READ-ONLY MEMORIES

#### recommended operating conditions

	SN5488A			SN7488A		SN54187			SN74187			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH			5.5			5.5			5.5			5.5	V
Low-level output current, IOL			12			12			16			16	mA
Operating free-air temperature, T <sub>A</sub> (see Note 2)	-55		125	0		70	-55		125	0		70	°c

NOTE 2: An SN54187 in the W package operating at free-air temperatures above 111°C requires a heat sink that provides a thermal resistance from case-to-free-air,  $R_{\theta CA}$ , of not more than 46°C/W.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS <sup>†</sup>	788A				UNIT		
		1		MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIH	High-level input voltage			2			2		_	V
VIL	Low-level input voltage					0.8			0.8	V
VIK	Input clarnp voltage	V <sub>CC</sub> = MIN,	I <sub>1</sub> = -12 mA			-1.5			-1.5	V
ГОН	High-level output current	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, V <sub>OH</sub> = 5.5 V			40			40	μА
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 12 mA		0.2	0.4			0.4	
-01		V <sub>1L</sub> = 0.8 V	I <sub>OL</sub> = 16 mA						0.45	
11	Input current at maximum input voltage	VCC = MAX,	V <sub>1</sub> = 5.5 V			1			1	mA
ΊΗ	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.4 V			25			40	μА
1 <sub>L</sub>	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V	1		-1			-1	mA
1cc	Supply current	V <sub>CC</sub> = MAX,	See Note 3		64	80		92	130	mA
c <sub>o</sub>	Off-state output capacitance	V <sub>CC</sub> = 5 V, f = 1 MHz	V <sub>O</sub> = 5 V,		6.5			6.5		pF

 $<sup>^{\</sup>dagger}$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: With outputs open and  $\overline{\text{CS}}$  input(s) grounded, I<sub>CC</sub> is measured first by selecting a word that contains the maximum number of programmed high-level outputs, then by selecting a word that contains the maximum number of programmed low-level outputs.

## switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

	PARAMETER	PARAMETER TEST CONDITIONS		38A		UNIT	
			TYP	MAX	TYP	MAX	1
ta(ad)	Access time from address	C <sub>L</sub> = 30 pF,	26	45	40	60	ns
t <sub>a</sub> (CS)	Access time from chip select (enable time)	$R_{L1} = 400 \Omega ('88A)$	22	35	20	30	ns
	Propagation delay time,	300 Ω (′187)					
<sup>t</sup> PLH	low-to-high-level output	$R_{L2} = 600 \Omega$ ,	22	35	20	30	ns
	from chip select (disable time)	See Figure 1					

<sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### recommended operating conditions

	_	SN54S270 SN54S271		SN74S270 SN74S271		SN54S370 SN54S371			SN74S370 SN74S371			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	MIN	NOM	MAX	1
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	4.5	5	5.5	4.75	5	5.25	V
High-level output voltage, VOH			5.5			5.5							V
High-level output current, IOH									-2			-6.5	mA
Low-level output current, IOL			16			16			16			16	mA
Operating free-air temperature, TA	-55		125	0		70	-55		125	0		70	°C

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS†	's	270, 'S2	71	•	\$370, <i>"</i> \$3	371	UNIT
				MIN	TYP‡	MAX	MIN	TYP‡	MAX	]
VIH	High-level input voltage			2			2			٧
VIL	Low-level input voltage					0.8			0.8	٧
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA			-1.2			-1.2	٧
Voн	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	***				2.4			٧
Іон	High-level output current	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	V <sub>OH</sub> = 2.4 V			50		·		μА
""		V <sub>IL</sub> = 0.8 V	V <sub>OH</sub> = 5.5 V			100				μА
VOL	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	***			0.5			0.5	v
lozh	Off-state output current, high-level voltage applied	V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.4 V	V <sub>IH</sub> = 2 V,						50	μА
lozL	Off-state output current low-level voltage applied	V <sub>CC</sub> = MAX, V <sub>O</sub> = 0.5 V	V <sub>IH</sub> = 2 V,						-50	μΑ
1,	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V			1			1	mA
ЧН	High-level input current	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V			25			25	μА
1 <sub>1</sub> L	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.5 V			-0.25			-0.25	mA
los	Short-circuit output current §	V <sub>CC</sub> = MAX					-30		-100	mA
<sup>1</sup> CC	Supply current	V <sub>CC</sub> = MAX,	See Note 4		105	155		105	155	mA
co	Off-state output capacitance	V <sub>CC</sub> = 5 V, f = 1 MHz	V <sub>O</sub> = 5 V,		6.5			6.5		pF

For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### switching characteristics over recommended ranges of TA and VCC (unless otherwise noted)

		TEST	SN5	4270	SN7	4270	SN5	4370	SN7	4370	
	PARAMETER		SN54271		SN74271		SN54370		SN74370		UNIT
		CONDITIONS	TYP‡	MAX	TYP‡	MAX	TYP‡	MAX	TYP‡	MAX	
ta(ad)	Access time from address		45	95	45	70					ns
ta(CS)	Access time from chip select (enable time)	B. ~ - 600 O	15	45	15	30					ns
	Propagation delay time,	R <sub>L2</sub> = 600 Ω, See Figure 1									
tPLH	low-to-high-level output	See Figure 1	15	40	15	25	İ				ns
	from chip select (disable time)		-		İ						1 1
ta(ad)	Access time from address	C <sub>L</sub> = 30 pF,					45	95	45	70	ns
ta(CS)	Access time from chip select (enable time)	See Figure 2					15	45	15	30	ns
tPXZ	Disable time from high or low level	C <sub>L</sub> = 5 pF, See Figure 2					10	40	10	25	ns


 $^{\ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}$ C.

 $<sup>^{\</sup>ddagger}_{c}$ AII typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25°C.

Not more than one output should <u>be</u> shorted at a time and duration of the short-circuit should not exceed one second.

NOTE 4: With outputs open and CS input(s) grounded, I<sub>CC</sub> is measured first by selecting a word that contains the maximum number of programmed high-level outputs; then by selecting a word that contains the maximum number of programmed low-level outputs.

#### PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

**VOLTAGE WAVEFORMS** 

NOTES: A. The input pulse generator has the following characteristics: PRR  $\leq$  1 MHz,  $Z_{out} \approx$  50  $\Omega$ . For Series 54/74,  $t_r \leq$  7 ns,  $t_f \leq$  7 ns,  $t_f \leq$  2.5 ns.

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. The pulse generator is connected to the input under test. The other inputs, memory content permitting, are connected so that the input will switch the output under test.

#### FIGURE 1-SWITCHING TIMES OF '88A, '187, 'S270, AND 'S271 (OPEN-COLLECTOR OUTPUTS)



LOAD CIRCUIT

ACCESS (ENABLE) TIME AND DISABLE TIME FROM CHIP SELECT VOLTAGE WAVEFORMS

- NOTES: A. When measuring access times from address inputs, the chip-select input(s) is(are) low.
  - B. When measuring access and disable times from chip-select input(s) the address inputs are steady-state.
  - C. Waveform 1 is for the output with internal conditions such that the output is low except when disabled. Waveform 2 is for the output with internal conditions such that the output is high except when disabled.
  - D. Input waveforms are supplied by pulse generators having the following characteristics:  $t_f \le 2.5$  ns,  $t_f \le 2.5$  ns, PRR  $\le 1$  MHz, and  $Z_{out} \approx 50~\Omega$ .

FIGURE 2-SWITCHING TIMES OF 'S370 AND 'S371 (3-STATE OUTPUTS)

#### ORDERING INSTRUCTIONS

Programming instructions for these read-only memories are solicited in the form of a sequenced deck of standard 80-column data cards providing the information requested under "data card format," accompanied by a properly sequenced listing of these cards, and the supplementary ordering data. Upon receipt of these items, a computer run will be made from the deck of cards which will produce a complete function table for the requested part. This function table, showing output conditions for each of the words, will be forwarded to the purchaser as verification of the input data as interpreted by the computerautomated design (CAD) program. This single run also generates mask and test program data; therefore, verification of the function table should be completed promptly.

Each card in the data deck prepared by the purchaser identifies the words specified and describes the levels at the outputs for each of those words. All addresses must have all outputs defined and columns designated as "blank" must not be punched. Cards should be punched according to the data card format shown.

#### SUPPLEMENTARY ORDERING DATA

Submit the following information with the data cards:

- a) Customer's name and address
- b) Customer's purchase order number
- c) Customer's drawing number.

The following information will be furnished to the customer by Texas Instruments:

- a) Ti part number
- b) TI sales order number
- c) Date received.

#### '88A DATA CARD FORMAT (32 CARDS)

#### Column

- 1-2 Punch a right-justified integer representing the positive-logic binary input address (00-31) for the word described on the card.
- 3-4 Blank
- 5 Punch "H" or "L" for output Y8. H = high-voltage-level output, L = low-voltage-level output
- 6-9 Blank
- 10 Punch "H" or "L" for output DO 7.
- 11-14 Blank

- 15 Punch "H" or "L" for output DO 6.
- 16-19 Blank
  - 20 Punch "H" or "L" for output DO 5.
- 21-24 Blank
  - 25 Punch "H" or "L" for output DO 4.
- 26-29 Blank
  - 30 Punch "H" or "L" for output DO 3.
- 31-34 Blank
  - 35 Punch "H" or "L" for output DO 2.
- 36-39 Blank
  - 40 Punch "H" or "L" for output DO 1.
- 41-49 Blank
- 50-51 Punch a right-justified integer representing the current calendar day of the month.
  - 52 Blank
- 53-55 Punch an alphabetic abbreviation representing the current month.
  - 56 Blank
- 57-58 Punch the last two digits of the current year.
  - 59 Blank
- 60-61 Punch "SN"
- 62-66 Punch a left-justified integer representing the Texas Instruments part number. This is supplied by the factory through a TI sales representative.
- 67-68 Blank
- 69-80 Preferably these columns should be punched to reflect the customer's part or specification-control number. This information is not essential.

#### '187 DATA CARD FORMAT (32 CARDS)

#### Column

- 1- 3 Punch a right-justified integer representing the binary input address (000-248) for the first set of outputs described on the card.
  - 4 Punch a "-" (Minus sign)
- 5- 7 Punch a right-justified integer representing the binary input address (007-255) for the last set of outputs described on the card.
- 8-9 Blank

#### ORDERING INSTRUCTIONS

- 10-13 Punch "H", "L", or "X" for bits four, three, two, and one (outputs DO 4, DO 3, DO 2 and DO 1 in that order) for the first set of outputs specified on the card. H = high-voltage-level output, L = low-voltage-level output, X = output level irrelevant.
  - 14 Blank
- 15-18 Punch "H", "L", or "X" for the second set of outputs.
  - 19 Blank
- 20-23 Punch "H", "L", or "X" for the third set of outputs.
  - 24 Blank
- 25-28 Punch "H" "L", or "X" for the fourth set of outputs.
  - 29 Blank
- 30-33 Punch "H", "L", or "X" for the fifth set of outputs.
  - 34 Blank
- 35-38 Punch "H", "L", or "X" for the sixth set of outputs.
  - 39 Blank
- 40-43 Punch "H", "L", or "X" for the seventh set of outputs.
  - 44 Blank
- 45-48 Punch "H", "L", or "X" for the eighth set of outputs.
  - 49 Blank
- 50-51 Punch a right-justified integer representing the current calendar day of the month.
  - 52 Blank
- 53-55 Punch an alphabetic abbreviation representing the current month.
  - 56 Blank
- 57-58 Punch the last two digits of the current year.
  - 59 Blank
- 60-61 Punch "SN"
- 62-66 Punch a left-justified integer representing the Texas Instruments part number. This is supplied by the factory through a TI sales representative.
- 67-68 Blank

69-80 Preferably these columns should be punched to reflect the customer's part or specification-control number. This information is not essential.

#### 'S270, 'S370 DATA CARD FORMAT (64 CARDS)

#### Column

- 1-3 Punch a right-justified integer representing the binary input address (000-504) for the first set of outputs described on the card.
- 4 Punch a "-" (Minus sign)
- 5-7 Punch a right-justified integer representing the binary input address (007-511) for the last set of outputs described on the card.
- 8-80 Same as the '187 data card format.

#### 'S271, 'S371 DATA CARD FORMAT (64 CARDS)

#### Column

- 1- 3 Punch a right-justified integer representing the binary input address (000-252) for the first set of outputs described on the card.
  - 4 Punch a "-" (Minus sign)
- 5- 7 Punch a right-justified integer representing the binary input address (003-255) for the last set of outputs described on the card.
- 8-9 Blank
- 10-17 Punch "H", "L", or "X" for bits eight, seven, six, five, four, three, two, and one (outputs DO 8, DO 7, DO 6, DO 5, DO 4, DO 3, DO 2, and DO 1 in that order) for the first set of outputs specified on the card. H = high-voltage-level output, L = low-voltage-level output, X = output level irrelevant.
  - 18 Blank
- 19-26 Punch "H", "L", or "X" for the second set of outputs.
  - 27 Blank
- 28-35 Punch "H", "L", or "X" for the third set of outputs.
  - 36 Blank
- 37-44 Punch "H", "L", or "X" for the fourth set of outputs.
- 45-49 Blank
- 50-80 Same as the '187 data card format.


#### TTL MEMORIES MECHANICAL DATA

#### general

The availability of a particular TTL memory in a particular package is denoted by an alphabetical reference in a table on the data sheet for that type of memory, or above the pin-connection diagram. These letters refer to mechanical outline drawings shown in this section. Orders for these memories should include the package outline letter at the end of the circuit type number; e.g., SN54S287W, SN74S470J

#### W ceramic flat packages


These hermetically sealed flat packages consist of an electrically nonconductive ceramic base and cap, and a 16- or 24-lead frame. Hermetic sealing is accomplished with glass. Tin-plated ("bright-dipped") leads (-00) require no additional cleaning or processing when used in soldered assembly.



#### TTL MEMORIES MECHANICAL DATA

#### J ceramic dual-in-line packages


These hermetically sealed dual-in-line packages consist of a ceramic base, ceramic cap, and a 16-, 20-, or 24-lead frame. The packages are intended for insertion in mounting-hole rows on 0.300-inch or 0.600-inch centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Tin-plated ("bright-dipped") leads (-00) require no additional cleaning or processing when used in soldered assembly.



#### TTL MEMORIES MECHANICAL DATA

#### N plastic dual-in-line packages

These dual-in-line packages consist of a circuit mounted on a 16-, 20-, or 24-lead frame and encapsulated within an electrically nonconductive plastic compound. The compound will withstand soldering temperature with no deformation and circuit performance characteristics remain stable when operated in high-humidity conditions. These packages are intended for insertion in mounting-hole rows on 0.300-inch or 0.600-inch centers. Once the leads are compressed and inserted, sufficient tension is provided to secure the package in the board during soldering. Leads require no additional cleaning or processing when used in soldered assembly.



# **ECL Memories**

## **ECL INTEGRATED CIRCUITS**

# SERIES SN10000 MEMORIES

BULLETIN NO. DL-S 7512255, MAY 1975

- Full On-Chip Address Decoding and Output-Sense Amplification
- Constant Current Drain Over a Wide Supply Voltage Range
- Logic Levels Compatible with Series SN10000 Logic Levels
- Compatible for Wired-OR Word Expansion

																PAGE
SN10139	32 X 8 Bit Programmable Read-Only I	Mer	no	ry												203
SN10140	64 X 1 Bit Random-Access Memory (	Dri	<b>v</b> es	90	-Oł	m	Lo	ads	(;							208
SN10142	64 X 1 Bit Random-Access Memory															208
SN10144	256 X 1 Bit Random-Access Memory															211
SN10145	16 X 4 Bit Random-Access Memory															214
SN10147	128 X 1 Bit Random-Access Memory															217
SN10148	64 X 1 Bit Random-Access Memory															208
Typical Charac	cteristics															221
Mechanical Da	ta and Ordering Instructions															222

## absolute maximum ratings over operating ambient temperature range<sup>†</sup> (unless otherwise noted)

Supply voltage VEE (see Note 1)	
Input voltage range	
Operating ambient temperature range	
Storage temperature range	
Lead temperature 1/16 inch from case for 10 seconds	

NOTE 1: Unless otherwise noted all voltage values are with respect to the V<sub>CC</sub> terminals and all V<sub>CC</sub> terminals must be connected in parallel.

†The ambient temperature conditions assume air moving perpendicular to the longitudinal axis and parallel to the seating plane of the device at a velocity of 500 feet per minute with the device under test soldered to a 4 x 6 x 0.062-inch double-sided 2-oz copper-clad circuit board.

**APRIL 1975** 


- 32-Word-by-Eight-Bit Organization
- Full On-Chip Address Decoding and Output-Sensing Amplification
- Capability for Wired-OR Connections
- Easy Programming

#### description


The SN10139 is a field-programmable, 256-bit readonly memory organized as 32 words of eight bits each. Full address decoding and output sense amplification are included on the chip. Each of the 32 words is addressed by the binary address inputs A0 through A4. The outputs Y1 through Y8 can be connected to other emitter-follower outputs to achieve wired-OR word expansion. An enable input, E, is provided for ease in expansion. The device is enabled when the enable input is low. When the enable input is high, all outputs are forced low.

Data can be electronically programmed, as desired, at any of the 256 bit locations in accordance with the programming procedure specified. Prior to programming, the memory contains a low-logic-level output condition at all bit locations. The programming procedure open-circuits metal links, which results in a high-logic-level output at the selected locations. The procedure is irreversible; once altered, the output for that bit is permanently programmed to provide a high logic level. Outputs never having been altered may later be programmed to supply a high-level output. Operation of the device within the recommended operating conditions will not alter the memory content.

J OR JE DUAL-IN-LINE PACKAGE (TOP VIEW)



#### functional block diagram



#### recommended operating conditions

	В	NOM	Α	UNIT
·	(SE	E NOTE	3)	UNII
Supply voltage, VEE	-5.72	-5.2	-4.68	٧
Operating ambient temperature, T <sub>A</sub>	0		85	°C

#### electrical characteristics at specified ambient temperature<sup>†</sup>


	DADAMETED	TEST CONDITIONS		В	TYP A	UNIT
	PARAMETER	(SEE NOTES 1 AND 2)		(SE	E NOTE 3)	UNII
			0°C	-1020	-840	
VIH	High-level input voltage		25° C	-980	-810	m∨
			85° C	-910	-700	
			0°C	-1145		
V <sub>IH</sub> ′	High-level input voltage		25° C	-1105		mV
		1	85° C	-1035		
			0°C	VEE	-1645	
VIL	Low-level input voltage	1	25°C	VEE	-1630	mV
			85° C	VEE	-1595	
			0°C		-1490	
V <sub>IL</sub> ′	Low-level input voltage		25°C		-1475	mV
			85°C		-1440	
			0°C	-1000	-840	
Voн	High-level output voltage	VIH = VIHB, VIL = VILA	25° C	-960	-810	m∨
			85° C	-	-700	ļ
			0°C	l	-1665	
AOF	Low-level output voltage	VIH = VIHB, VIL = VILA	25°C	-1850	-1650	mV
	· · · · · · · · · · · · · · · · · · ·		85°C		-1615	
			0°C	-1020	-840	
ν <sub>OH</sub> ,	High-level output voltage	VIH = VIH'B, VIL = VIL'A	25°C	-980	-810	mV
			85°C	-910	-700	
			0°C	-1870	-1645	
VOΓ,	Low-level output voltage	VIH = VIH'B, VIL = VIL'A	25°C	-1850	-1630	m∨
			85°C	-1825	-1595	
чн	High-level input current	$V_1 = -810 \text{ mV},$	25°C	l	265	μА
		Other inputs open				
I <sub>IL</sub>	Low-level input current	$V_{I} = -1850 \text{ mV},$	25°C	0.5		μА
		Other inputs open		<b>[</b>		
		All inputs and outputs open		-145	-107	
IEE	Supply current	All inputs at -810 mV,	25°C	-145	-110	mA
		All outputs open				

#### switching characteristics at 25°C free-air temperature

	PARAMETER	TEST	В А	UNIT
	FARAIVIETEN	CONDITIONS	(SEE NOTE 3)	CIVIT
t <sub>a</sub> (ad)	Access time from address	Cլ = 3.5 pF,	20	ns
tPLH	Propagation delay time, low-to-high-level output from $\overline{E}$ (enable time)	RL = 50 Ω, See Figures	15	ns
tPHL	Propagation delay time, high-to-low-level output from $\overline{E}$ (disable time)	1 and 2	15	ns


NOTES: 1. All parameters are measured with VEE = -5.200 V, VCC = 0 V, and (unless otherwise noted) the output is connected to

NOTES: 1. All parameters are measured with VEE = -5.200 V, VCC = 0 V, and (unless otherwise noted) the output is connected to -2.000 V through 50 Ω.
 2. Test conditions stating VIH = VIHB (or VIH'B) and/or VIL = VILA (or VIL'A) mean that the high-level input voltages are equal to the B limit of VIH (or VIH') specified for the particular temperature (see note 3) and/or the low-level input voltages are equal to the appropriate A limit of VIL (or VIL'). The output voltage limits are guaranteed for any appropriate combination of input conditions for the desired output.
 3. This data sheet uses the algebraic-limit system that has been adopted by the International Electrotechnical Commission. The A limit is the more positive (less negative) limit; the B limit is the less positive (more negative) limit.
 <sup>†</sup> The ambient temperature conditions assume air moving perpendicular to the longitudinal axis and parallel to the seating plane of the device at a velocity of 500 feet per minute with the device under test soldered to a 4 x 6 x 0.062-inch double-sided 2-oz copper-clad circuit board.



- NOTES: A. The input waveforms are supplied by generators having the following characteristics:  $Z_{out} = 50 \,\Omega$ , PRR = 2 MHz. Transition times of input waveforms are 2 ± 0.1 ns between the 20% and 80% levels and are determined with no device in the socket.
  - B. The waveforms are monitored on an oscilloscope having the following characteristics:  $t_r \le 0.35$  ns,  $R_{in} = 50 \ \Omega$ . Input and output cables are equal lengths of 50- $\Omega$  coaxial cable.
  - C.  $C_L$  includes jig capacitance.
  - D. All address lines not under test must be biased to select a memory cell.
  - E. If the enable line is not under test, it must be at a low logic level.

#### FIGURE 1-TEST CIRCUIT 2 ± 0,1 ns 2 ± 0.1 ns +1110 mV ADDRESS 80% (See Note A) INPUTS 20% (See Note B) +310 mV ta(ad) ta(ad) DATA 50% 50% OUTPUT ACCESS TIME FROM ADDRESS INPUTS



**ENABLE AND DISABLE TIMES** 

- NOTES: A. Voltage values on input waveforms are with respect to ground.
  - B. The enable input is low.
  - C. The bit location addressed contains high-level data.

FIGURE 2-VOLTAGE WAVEFORMS

#### step-by-step programming procedure

#### manual

- Connect VEE (Pin 8) to ground and VCC (Pin 16) to 5.2 V. See Figure 3. Address the word to be programmed by applying to the appropriate address inputs 4 to 4.6 V for a high level and 0 to 1 V for a low level.
- Raise VCC (Pin 16) to 12 V. This level must not be maintained longer than 1 second. Maximum supply current during programming is 250 mA.
- After V<sub>CC</sub> has stabilized at 12 V (including any ringing that may be present on the V<sub>CC</sub> line), apply a current pulse of 2.5 mA to the output corresponding to the bit to be programmed to a high.
- 4. Return VCC to 5.2 V.
  - CAUTION: To prevent excessive chip temperature rise, VCC should not be allowed to remain at 12 V for more than 1 second.
- Verify that the selected bit has programmed by connecting a 460-Ω resistor to ground and measuring the voltage at the output. If a high level (V<sub>O</sub> ≥ 4.2 V) is not detected at the output, the programming procedure should be repeated once.
- 6. If verification is positive, proceed to next bit to be programmed.

#### automatic

- 1. Connect VEE (Pin 8) to ground and VCC (Pin 16) to 5.2 V. See Figure 3. Address the word to be programmed by applying to the appropriate address inputs 4 to 4.6 V for a high level and 0 to 1 V for a low level.
- 2. Raise VCC (Pin 16) to 12 V. This level must not be maintained longer than 1 second. Maximum supply current during programming is 250 mA.
- Repeat step 3 for each bit of the selected word specified as a high. (Program only one bit at a time; the delay between output programming pulses should not be greater than 1 ms.)
- After all the desired bits of the selected word have been programmed, change address data and repeat the preceeding two paragraphs.
  - NOTE: If all the maximum times listed above are maintained, the entire memory will program in less than 1 second. Therefore, it would be permissable for VCC to remain at 12 V during the entire programming time.
- 6. After stepping through all address words, return VCC to 5.2 V and verify that each bit has programmed. If one or more bits have not programmed, repeat the entire programming procedure once.

#### recommended conditions for programming

			B (SE	NOM NOTE:	A 3)	UNIT
Construction		To program	11.5	12	12.5	v
Supply voltage, VCC	Ī	To verify	5	5.2	5.4	1 "
		High level	4		4.6	V
Input voltage	Ī	Low level	0		1	1 "
Output current during programming			2	2.5	3	mA
Programming pulse width, tw(p) (See Note 4)			0.5		1	ms
Programming pulse rise time					10	μs
Programming pulse delay (See Note 4)	Following V <sub>CC</sub>	change, t <sub>d</sub> (1)	0.1		1	
Frogramming pulse delay (See Note 4)	Between output	pulses, t <sub>d</sub> (2)	0.01		1	ms

- NOTES: 3. This data sheet uses the algebraic-limit system that has been adopted by the International Electrotechnical Commission. The A limit is the more positive (less negative) limit; the B limit is the less positive (more negative) limit.
  - 4. These maximum times are specified to minimize the amount of time  $V_{\hbox{\scriptsize CC}}$  is at 12 V.

#### PROGRAMMING INFORMATION




FIGURE 3-PROGRAMMING CIRCUIT




FIGURE 4-TIMING DIAGRAM FOR AUTOMATIC PROGRAMMING

475

# TYPES SN10140, SN10142, SN10148 64-BIT RANDOM-ACCESS MEMORIES

MAY 1975

- SN10140 Drives 90-Ohm Loads
- SN10142 and SN10148 Drive 50-Ohm Loads
- Fast Access Times:
   10 ns Max (SN10142)
   15 ns Max (SN10140, SN10148)
- 64-Word-by-One-Bit Organization
- Full On-Chip Address Decoding and Output-Sense Amplification
- Capability for Wired-OR Connections
- Low Sensitivity to Supply Voltage Variation

#### description

These 64-bit active-element memories are monolithic, high-speed, emitter-coupled-logic (ECL) arrays of 64 storage cells organized to provide 64 words of one bit each. Full address decoding and output sense amplification are included on the chip. An additional level of decoding is provided for memory systems by the two enable inputs. Each of the 64 words is addressed by the binary address inputs A0 through A5. The output can be connected to other emitter-follower outputs to achieve wired-OR word expansion. The SN10140, SN10142, and SN10148 are fully compatible with the SN10000 logic family. The SN10148 and SN10142 are specified to meet SN10000 levels when driving 50-ohm loads and the SN10140 is specified to drive a 90-ohm load.

Information at the data input is written into the memory by addressing the desired word with the address lines and taking the read/write input low while both enable inputs are held low. The output is forced low while the memory is in the write mode.


Information stored in the memory is read out by holding the read/write line high, selecting the desired address, and taking both enable inputs low.

#### **FUNCTION TABLE**


READ/	ENA	BLE	OPERATION
WRITE	Ē1	E2	OPERATION
L	L	٦	Write (output low)
н	L	L	Read
×	Н	х	Chip disabled (output low)
X	х	н	Chip disabled (output low)

H = high level, L = low level, X = irrelevant

# J OR JE DUAL-IN-LINE PACKAGE (TOP VIEW)



#### functional block diagram



# TYPES SN10140, SN10142, SN10148 **64-BIT RANDOM-ACCESS MEMORIES**

#### recommended operating conditions

		В	NOM	Α	UNIT
		(SE	E NOTE	3)	UNIT
Supply voltage, VEE		-5.72	-5.2	-4.68	V
Width of write pulse, tw(wr) (see Figure 9)		10			ns
	Address before write pulse	5			
Setup time, t <sub>su</sub> (see Figure 9)	Enable before write pulse	3			ns
	Data before end of write pulse	10			
	Address after write pulse	3			
Hold time, th (see Figure 9)	Enable after write pulse	0			ns
	Data after write pulse	3			
Operating ambient temperature, TA		0		85	°C

#### electrical characteristics at specified ambient temperature<sup>†</sup>

	PARAMETER		TEST	CONDITIONS		В	TYP A	UNIT
	PARAMETER		(SEE N	OTES 1 AND 2)		(SE	E NOTE 3)	ONT
					0°C	-1020	-840	
VIH	High-level input voltage				25°C	-980	-810	m∨
					85° C	-910	-700	
1					0°C	-1145		
V <sub>IH</sub> ′	High-level input voltage				25°C	-1105		mV
					85°C	-1035		
					0°C	VEE	-1645	
VIL	Low-level input voltage				25°C	VEE	-1630	mV
					85°C	VEE	-1595	
ļ					0°C		-1490	<b> </b>
V <sub>IL</sub> '	Low-level input voltage				25°C		-1475	mV
					85°C		-1440	
1					0°C	-1000	-840	
VOH	High-level output voltage		$V_{IH} = V_{IHB}$ ,	VIL = VILA	25°C	-960	-810	mV
					85°C	-890	-700	<u> </u>
					0°C	-2000	-1665	
VOL	Low-level output voltage		$V_{IH} = V_{IHB}$	VIL = VILA	25°C	-1990	-1650	mV
					85°C	-1920	-1615	
i					0°C	-1020	-840	}
VOH'	High-level output voltage		$V_{IH} = V_{IH'B}$	VIL = VIL'A	25° C	-980	-810	mV
					85°C	-910	-700	
					0°C	-2000	-1645	
VOL'	Low-level output voltage		$V_{IH} = V_{IH'B}$	$V_{IL} = V_{IL'A}$	25°C	-1990	-1630	mV
					85°C	-1920	-1595	
Чн	High-level input current	Read/Write	$V_{I} = -810 \text{ mV},$		25°C		355	μA
-10	g	Other inputs	Other inputs oper	n			265	
III.	Low-level input current		$V_1 = -1990 \text{ mV},$		25°C	, 0.5		μA
			Other inputs oper					
IEE	Supply current		All inputs and the	output open	25°C	-103	-85	mA

3. This data sheet uses the algebraic-limit system that has been adopted by the International Electrotechnical Commission. The A limit is the more positive (less negative) limit; the B limit is the less positive (more negative) limit,

†The ambient temperature conditions assume air moving perpendicular to the longitudinal axis and parallel to the seating plane of the device at a velocity of 500 feet per minute with the device under test soldered to a  $4 \times 6 \times 0.062$ -inch double-sided 2-oz copper-clad circuit board.

NOTES: 1. All parameters are measured with V<sub>EE</sub> = -5.200 V, V<sub>CC1</sub> = V<sub>CC2</sub> = 0 V, and (unless otherwise noted) the output is connected to -2.000 V through 50 Ω for SN10142 and SN10148, or 90 Ω for SN10140.
 Test conditions stating V<sub>IH</sub> = V<sub>IHB</sub> (or V<sub>IH</sub>'<sub>IB</sub>) and/or V<sub>IL</sub> = V<sub>ILA</sub> (or V<sub>IL</sub>'<sub>A</sub>) mean that the high-level input voltages are equal to the B limit of V<sub>IH</sub> (or V<sub>IH</sub>') specified for the particular temperature (see note 3) and/or the low-level input voltages are equal to the appropriate A limit of V<sub>IL</sub> (or V<sub>IL</sub>'). The output voltage limits are guaranteed for any appropriate combination of input conditions specified by the function table for the desired output.

## TYPES SN10140, SN10142, SN10148 64-BIT RANDOM-ACCESS MEMORIES

#### switching characteristics at 25°C free-air temperature

	PARAMETER	TEST CONDITIONS		SN1014			SN10142	2	UNIT
	PANAMETER	TEST CONDITIONS	В	TYP	Α	В	TYP	Α	OW!
			(S	EE NOT	E 3)	(SI	E NOT	∃ 3)	
ta(ad)	Access time from address			10	15		8	10	ns
*****	Propagation delay time, low-to-high-level			7	12		7	12	
<sup>t</sup> PLH	output from $\overline{E}$ (enable time)				12		,	12	ns
	Propagation delay time, high-to-low-level	C <sub>L</sub> = 3.5 pF,		7	12		7	12	
†PHL	output from $\overline{E}$ (disable time)	RL = 90 Ω (SN10140)		,	12		,	12	ns
	Transition time,	50 Ω (SN10142, SN10148),			2 -			2.5	
<sup>t</sup> TLH	low-to-high-level output (20% to 80%)	See Figures 5 and 9			2.5	ļ		2.5	ns
	Transition time,	] [			2.5			2.5	
THL	high-to-low-level output (80% to 20%)				2.5			2.5	ns
tSR	Sense recovery time				10			10	ns

NOTE 3: This data sheet uses the algebraic-limit system that has been adopted by the International Electrotechnical Commission. The A limit is the more positive (less neagtive) limit; the B limit is the less positive (more negative) limit.

#### PARAMETER MEASUREMENT INFORMATION ADDRESS V<sub>CC1</sub> V<sub>CC2</sub> INPUT (See Notes A, B, and D) **ENABLE** INPUT (See Note F) (See Notes A, B, and E) DEVICE 40 Ω SN10140 OUTPUT UNDER (See Note B) TEST READ/WRITE SN10142, SN10148 OUTPUT INPUT (See Notes A and B) (See Note B) C<sub>L</sub> = 3.5 pF DATA (See Note C) VEE INPUT (See Notes A and B) 5.2 V ′ 0.1 μF

- NOTES: A. The input waveforms are supplied by generators having the following characteristics:  $Z_{out} = 50 \Omega$ , PRR = 2 MHz. Transition times of input waveforms are  $2 \pm 0.1$  ns between the 20% and 80% levels and are determined with no device in the socket.
  - B. The waveforms are monitored on an oscilloscope having the following characteristics:  $t_r \leqslant 0.35$  ns,  $R_{in} = 50 \ \Omega$ . Input and output cables are equal lengths of  $50 \cdot \Omega$  coaxial cable.
  - C. C<sub>L</sub> includes jig capacitance.
  - D. All address lines not under test must be biased to select a memory cell.
  - E. Enable line(s) not under test must be at a low logic level.
  - F. 40- $\Omega$  external resistor shown is used for SN10140 only. When testing SN10142 or SN10148, connect point (A) directly to 50- $\Omega$  output cable.

FIGURE 5-TEST CIRCUIT

# **TYPE SN10144** 256-BIT RANDOM-ACCESS MEMORY

**MAY 1975** 

- Fast Access Time . . . 18 ns Typical
- 256-Word-by-One-Bit Organization
- **Drives 50-Ohm Loads**
- Full On-Chip Address Decoding and **Output-Sense Amplification**
- **Capability for Wired-OR Connections**
- Low Sensitivity to Supply Voltage Variation description

This 256-bit active-element memory is a monolithic high-speed, emitter-coupled-logic (ECL) array of 256 storage cells organized to provide 256 words of one bit each. Full address decoding and output sense amplification are included on the chip. An additional level of decoding is provided for memory systems by the three enable inputs. Each of the 256 words is addressed by the binary address inputs A0 through A7. The output can be connected to other emitterfollower outputs to achieve wired-OR word expansion.

Information at the data input is written into the memory by addressing the desired word with the address lines and taking the read/write input low while all enable inputs are held low. The output is forced low while the memory is in the write mode.


Information stored in the memory is read out by holding the read/write line high, selecting the desired address, and taking all enable inputs low.

#### **FUNCTION TABLE**


READ/	E	NABL	.E	0050474014			
WRITE	Ē1	E2	Ē3	OPERATION			
L	L	L	L	Write (output low)			
н	L	L	L	Read			
×	н	X	Х	Chip disabled (output low)			
×	×	Н	Х	Chip disabled (output low)			
×	×	Х	Н	Chip disabled (output low)			

H = high level. L = low level, X = irrelevant

#### J OR JE **DUAL-IN-LINE PACKAGE (TOP VIEW)**



#### functional block diagram



# TYPE SN10144 256-BIT RANDOM-ACCESS MEMORY

#### recommended operating conditions

		В	NOM	Α	UNIT
		(SEE NOTE 3)		3)	UNIT
Supply voltage, VEE		-5.72	-5.2	-4.68	٧
Width of write pulse, t <sub>W(Wr)</sub> (see Figure 9)		25			ns
	Address before write pulse	8			
Setup time, t <sub>SU</sub> (see Figure 9)	Enable before write pulse				ns
	Data before end of write pulse	27†			
	Address after write pulse Enable after write pulse				
Hold time, th (see Figure 9)					ns
	Data after write pulse	2			
Operating ambient temperature, TA		0		85	°C

<sup>†</sup>Note that this setup time is referenced to the end of the write pulse. With a minimum-width (25-ns) write pulse, this limit is equivalent to a 2-ns setup time referenced to the start of the write pulse. The setup-time requirement is thus made independent of write pulse width.

#### electrical characteristics at specified ambient temperature‡

PARAMETER		TEST CONDITIONS			В	TYP A	UNIT	
	TARAMETER		(SEE NOTES 1 AND 2)			(SE	ONT	
					0°C	-1020	-840	
ViH	High-level input voltage				25° C	-980	-810	mV
					85°C	-910	-700	
					0°C	-1145		
V <sub>IH</sub> ′	High-level input voltage				25°C	-1105		mV
	The state of the s				85°C	-1035		L
					0°C	VEE	-1645	
VIL	Low-level input voltage				25°C	VEE	-1630	mV
					85°C	VEE	-1595	<u> </u>
					0°C		-1490	
V <sub>IL</sub> ′	Low-level input voltage				25°C		-1475	m∨
	· · · · · · · · · · · · · · · · · · ·				85°C		-1440	ļ
l					0°C	-1000	-840	
Vон	High-level output voltage		VIH = VIHB,	$V_{IL} = V_{ILA}$	25°C	-960	-810	mV
					85°C	-890	-700	<u> </u>
						-1870	-1665	
VOL	Low-level output voltage		VIH = VIHB,	$V_{IL} = V_{ILA}$	25°C	-1850	-1650	mV
					85° C	-1825	-1615	
					0°C	-1020	-840	
VOH,	High-level output voltage		V <sub>IH</sub> = V <sub>IH</sub> 'B,	VIL = VIL'A	25°C	-980	-810	mV
<u> </u>					85°C	-910	-700	<del> </del>
					0°C	-1870	-1645	
VOL'	Low-level output voltage		V <sub>IH</sub> = V <sub>IH</sub> 'B,	VIL = VIL'A	25°C	-1850	-1630	mV
<u> </u>					85°C	-1825	-1595	├─-
чн	High-level input current	E inputs	V <sub>I</sub> = -810 mV,		25°C		265	μΑ
	- '	Other inputs	Other inputs open			0.5	50	├
ի դը	Low-level input current	E inputs	$V_{l} = -1850 \text{ mV},$		25°C			μA
<u> </u>	Other inputs		Other inputs open		05°0	<u>-50</u>		-
IEE	Supply current		All inputs and the	e output open	25°C	-125	90	mA

NOTES: 1. All parameters are measured with  $V_{EE}$  = -5.200 V,  $V_{CC}$  = 0 V, and (unless otherwise noted) the output is connected to -2.000 V through 50  $\Omega$ .

<sup>2.</sup> Test conditions stating  $V_{|H} = V_{|HB}$  (or  $V_{|H'B}$ ) and/or  $V_{|L} = V_{|LA}$  (or  $V_{|L'A}$ ) mean that the high-level input voltages are equal to the B limit of  $V_{|H}$  (or  $V_{|H'}$ ) specified for the particular temperature (see note 3) and/or the low-level input voltages are equal to the appropriate A limit of  $V_{|L}$  (or  $V_{|L'}$ ). The output voltage limits are guaranteed for any appropriate combination of input conditions specified by the function table for the desired output.

<sup>3.</sup> This data sheet uses the algebraic-limit system that has been adopted by the International Electrotechnical Commission. The A limit is the more positive (less negative) limit; the B limit is the less positive (more negative) limit,

<sup>&</sup>lt;sup>‡</sup>The ambient temperature conditions assume air moving perpendicular to the longitudinal axis and parallel to the seating plane of the device at a velocity of 500 feet per minute with the device under test soldered to a 4 x 6 x 0.062-inch double-sided 2-oz copper-clad circuit board.


# TYPE SN10144 256-BIT RANDOM-ACCESS MEMORY

#### switching characteristics at 25°C free-air temperature

	PARAM	ETER	TEST CONDITIONS	В	TYP	Α	UNIT
	TAILOR	1231 CONDITIONS	(SEE NOTE 3		3)	Civit	
ta(ad)	Access time from address			18	35	ns	
tPLH -	Propagation delay time, low-to	o-high-level output from E (enable time)			8		
tPHL	Propagation delay time, high-t	o-low-level output from E (disable time)			8	12	ns
<sup>t</sup> PHL	Propagation delay time, high-t	o-low-level output from read/write			8	17	ns
tTLH	Transition time, low-to-high-le	vel output (20% to 80%)		2.5			
<sup>t</sup> THL	Transition time, high-to-low-le	$C_{L} = 3.5  pF$ ,		2.5		ns	
tSR	Sense recovery time	RL = 50 Ω,		8	17	ns	
tw(wr,min)	Minimum width of write pulse		See Figures 6 and 9		15	25	ns
	Minimum setup time	Address before write pulse	and Note 4		-15	8	ns
t <sub>su(min)</sub>		Enable before write pulse			-8	2	
		Data before end of write pulse			8	27	
<sup>t</sup> h(min)	Minimum hold time	Address after write pulse			-3	2	
		Enable after write pulse			-8	2	
		Data after write pulse			-7	2	Ī

- NOTES: 3. This data sheet uses the algebraic limit system that has been adopted by the International Electrotechnical Commission. The A limit is the more positive (less negative) limit; the B limit is the less positive (more negative) limit.
  - Actual values for the minimum width of write pulse, the three minimum setup times, and the three minimum hold times can each
    be determined separately by setting the other six intervals at their A-limit values.

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input waveforms are supplied by generators having the following characteristics:  $Z_{out} = 50 \Omega$ , PRR = 2 MHz. Transition times of input waveforms are 2  $\pm$  0.1 ns between the 20% and 80% levels and are determined with no device in the socket.
  - B. The waveforms are monitored on an oscilloscope having the following characteristics:  $t_r \leqslant 0.35$  ns,  $R_{in} = 50 \ \Omega$ . Input and output cables are equal lengths of  $50 \cdot \Omega$  coaxial cable.
  - C. C<sub>L</sub> includes jig capacitance.
  - D. All address lines not under test must be biased to select a memory cell.
  - E. Enable lines not under test must be at a low logic level.

FIGURE 6-TEST CIRCUIT

# TYPE SN10145 64-BIT RANDOM-ACCESS MEMORY

MAY 1975

- Fast Access Time . . . 9 ns Typical
- 16-Word-by-Four-Bit Organization
- Drives 50-Ohm Loads
- Full On-Chip Address Decoding and Output-Sense Amplification
- Capability for Wired-OR Connections
- Low Sensitivity to Supply Voltage Variation

#### description

This 64-bit active-element memory is a monolithic high-speed, emitter-coupled-logic (ECL) array of 64 storage cells organized to provide 16 words of four bits each. This organization and the high speed makes the SN10145 particularly useful in register file or small scratch-pad applications. Full address decoding and output sense amplification are included on the chip. Each of the 16 words is addressed by the binary address inputs A0 through A3. The output can be connected to other emitter-follower outputs to achieve wired-OR word expansion. The SN10145 is fully compatible with the SN10000 logic family.

Information at the data input is written into the memory by addressing the desired word with the address lines and taking the read/write input low while the enable input is held low. The output is forced low while the memory is in the write mode.


Information stored in the memory is read out by holding the read/write line high, selecting the desired address, and taking the enable input low.

**FUNCTION TABLE** 


READ/WRITE R/W	ENABLE E	OPERATION
L	L	Write (output low)
н	L	Read
×	н	Chip disabled (output low)

H = high level, L = low level, X = irrelevant

# J OR JE DUAL-IN-LINE PACKAGE (TOP VIEW)



#### functional block diagram



# TYPE SN10145 64-BIT RANDOM-ACCESS MEMORY

#### recommended operating conditions

		B (SE	NOM E NOTE	A 3)	UNIT
Supply voltage, VEE		-5.72	-5.2	-4.68	V
Width of write pulse, tw(wr) (see Figure 9)			7.5		ns
	Address before write pulse			3.5	
Setup time, t <sub>su</sub> (see Figure 9)	Enable before write pulse	3			ns
	Data before end of write pulse		7.5		1
	Address after write pulse	3.5			1
Hold time, th (see Figure 9)	Enable after write pulse  Data after write pulse		3 3		ns
Operating ambient temperature, TA		0		85	°c

#### electrical characteristics at specified ambient temperature†

PARAMETER			TEST CONDITIONS (SEE NOTES 1 AND 2)			B A (SEE NOTE 3)		TINU
-					T o°c	-1020	-840	_
V <sub>IH</sub>	High-level input voltage				25°C	-980	-810	mV
'''		ū			85°C	<b>–</b> 910	700	
					υ°C	-1145		
V <sub>IH</sub> '	High-level input	voltage			25°C	-1105		mV
					85° C	-1035		
					0°C	VEE	-1645	
VIL	Low-level input	voltage			25° C	VEE	-1630	mV
					85°C	VEE	-1595	
					0°C		-1490	
V <sub>IL</sub> ′	Low-level input	voltage			25°C	ĺ	-1475	mV
					85°C		-1440	
			V <sub>IH</sub> = V <sub>IHB</sub> ,	VIL = VILA	0°C	-1000	-840	
Voн	High-level outpo	ut voltage			25°C	-960	-810	m∨
					85°C	-890	-700	
					0°C	-1870	-1665	] ]
VOL	Low-level output	ıt voltage	V <sub>IH</sub> = V <sub>IHB</sub> ,	$V_{IL} = V_{ILA}$	25°C	1850	-1650	mV
					85°C	-1825	-1615	
				VIL = VIL'A	0°C	-1020	-840	'
VOH'	High-level output	ut voltage	VIH = VIH'B,		25°C	-980	-810	mV
					85°C	-910	-700	
					0°C	-1870	-1645	
Vol'	Low-level output voltage		VIH = VIH'B,	$V_{1L} = V_{1L'A}$	25°C	1850	-1630	mV
					85°C	-1825	-1595	
	High-level	Any Data input Read/Write input	V <sub>I</sub> = -810 mV,				220	]
կե			Other inputs open		25°C		470	μΑ
		Any Address or E input			ļ		200	
1 <sub>1</sub> L	Low-level input current		$V_{I} = -1850 \text{mV},$ 25°C		25°C	0.5		μА
			Other inputs open			J		
IEE	Supply current		All inputs and output	s open	25°C	-150		mA_

NOTES: 1. All parameters are measured with  $V_{EE}$  = -5.200 V,  $V_{CC}$  = 0 V, and (unless otherwise noted) the output is connected to -2.000 V through 50  $\Omega$ .

Test conditions stating V<sub>IH</sub> = V<sub>IHB</sub> (or V<sub>IH</sub>'B) and/or V<sub>IL</sub> = V<sub>ILA</sub> (or V<sub>IL</sub>'A) mean that the high-level input voltages are equal to the B limit of V<sub>IH</sub> (or V<sub>IH</sub>') specified for the particular temperature (see note 3) and/or the low-level input voltages are equal to the appropriate A limit of V<sub>IL</sub> (or V<sub>IL</sub>'). The output voltage limits are guaranteed for any appropriate combination of input conditions specified by the function table for the desired output.

<sup>3.</sup> This data sheet uses the algebraic-limit system that has been adopted by the International Electrotechnical Commission. The A limit is the more positive (less negative) limit; the B limit is the less positive (more negative) limit,

<sup>&</sup>lt;sup>†</sup>The ambient temperature conditions assume air moving perpendicular to the longitudinal axis and parallel to the seating plane of the device at a velocity of 500 feet per minute with the device under test soldered to a 4 x 6 x 0.062-inch double-sided 2-oz copper-clad circuit board.


# TYPE SN10145 64-BIT RANDOM-ACCESS MEMORY

#### switching characteristics at 25°C free-air temperature

	PARAMETER	TEST CONDITIONS	B TYP A (SEE NOTE 3)	UNIT
ta(ad)	Access time from address		6	ns
<sup>t</sup> PLH	Propagation delay time, low-to-high-level output from E (enable time)	C. = 25 = 5	6	
tPHL	Propagation delay time, high-to-low-level output from $\overline{E}$ (disable time)	$C_L = 3.5 \text{ pF},$ $R_1 = 50 \Omega.$	9	ns
tTLH	Transition time, low-to-high-level output (20% to 80%)	See Figures 7 and 9	2,5	
tTHL	Transition time, high-to-low-level output (80% to 20%)	See Figures 7 and 9	2,5	ns
tSR	Sense recovery time		7.5	ns

NOTE 3: This data sheet uses the algebraic-limit system that has been adopted by the International Electrotechnical Commission. The A limit is the more positive (less negative) limit; the B limit is the less positive (more negative) limit.

#### PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input waveforms are supplied by generators having the following characteristics:  $Z_{out} = 50 \Omega$ , PRR = 2 MHz. Transition times of input waveforms are  $2 \pm 0.1$  ns between the 20% and 80% levels and are determined with no device in the socket.
  - B. The waveforms are monitored on an oscilloscope having the following characteristics:  $t_r \leqslant 0.35$  ns,  $R_{in} = 50 \Omega$ . Input and output cables are equal lengths of  $50 \cdot \Omega$  coaxial cable.
  - C. C<sub>L</sub> includes jig capacitance.
  - D. All address lines not under test must be biased to select a memory cell.

#### FIGURE 7-TEST CIRCUIT

## TYPE SN10147 128-BIT RANDOM-ACCESS MEMORY

**MAY 1975** 

- Fast Access Time . . . 15 ns Maximum
- 128-Word-by-One-Bit Organization
- Full On-Chip Address Decoding and Output-Sense Amplification
- Capability for Wired-OR Connections
- Low Sensitivity to Supply Voltage Variation

#### description

This 128-bit active-element memory is a monolithic, high-speed, emitter-coupled-logic (ECL) array of 128 storage cells organized to provide 128 words of one bit each. Full address decoding and output sense amplification are included on the chip. An additional level of decoding is provided for memory systems by the two enable inputs. Each of the 128 words is addressed by the binary address inputs A0 through A6. The output can be connected to other emitter-follower outputs to achieve wired-OR word expansion.

Information at the data input is written into the memory by addressing the desired word with the address lines and taking the read/write input low while both enable inputs are held low. The output is forced low while the memory is in the write mode.


Information stored in the memory is read out by holding the read/write line high, selecting the desired address, and taking both enable inputs low.

#### **FUNCTION TABLE**

READ/	ENABLE		ODEDATION
WRITE	Ē1	E2	OPERATION
L	L	L	Write (output low)
Н	L	L	Read
×	н	Х	Chip disabled (output low)
×	×	Н	Chip disabled (output low)


H = high level, L = low level, X = irrelevant

J OR JE
DUAL-IN-LINE PACKAGE (TOP VIEW)



NC-No internal connection

#### functional block diagram



## TYPE \$N10147 128-BIT RANDOM-ACCESS MEMORY

#### recommended operating conditions

		В	NOM	Α	UNIT
		(SEE NOTE 3)			ONIT
Supply voltage, VEE			5.2	-4.68	V
Width of write pulse, tw(wr) (see Figure 9)		8			ns
	Address before write pulse	4			
Setup time, t <sub>SU</sub> (see Figure 9)	Enable before write pulse	1			ns
	Data before end of write pulse	8			
	Address after write pulse	3			
Hold time, th (see Figure 9)	Enable after write pulse	1			ns
	Data after write pulse	1			
Operating ambient temperature, TA		0		85	°C

#### electrical characteristics at specified ambient temperature<sup>†</sup>

	PARAMETER		TEST	CONDITIONS		В	TYP A	
	PARAMETER		(SEE N	IOTES 1 AND 2)		(SEE NOTE 3)		TINU
					0°C	-1020	-840	
VIH	High-level input voltage				25°C	-980	-810	mV
			٠		85° C	910	-700	
					0°C	-1145		
V <sub>IH</sub> ′	High-level input voltage				25°C	-1105		mV
					85° C	-1035		1
					0°C	VEE	-1645	
VIL	Low-level input voltage				25°C	VEE	-1630	mV
					85°C	VEE	-1595	
					0°C		-1490	
V <sub>IL</sub> ′	Low-level input voltage				25°C		1475	mV
					85° C		-1440	
					0°C	-1000	-840	1
Voн	High-level output voltage		V <sub>IH</sub> = V <sub>IHB</sub> ,	VIL = VILA	25°C	-960	810	m∨
					85°C	-890	-700	
					0°C	-2000	-1665	
VOL	Low-level output voltage		VIH = VIHB,	VIL = VILA	25°C	-1990	-1650	mV
					85°C	-1920	-1615	
					0°C	-1020	-840	
V <sub>OH</sub> ′	High-level output voltage		$V_{IH} = V_{IH'B}$	$V_{IL} = V_{IL'A}$	25°C	980	-810	mV
ļ. <u>.</u>					85°C	910	-700	
					0°C	-2000	1645	1 1
VOL'	Low-level output voltage		VIH = VIH'B,	VIL = VIL'A	25°C	-1990	-1630	mV
					85° C	-1920	-1595	
l <sub>ин</sub>	High-level input current	Read/Write	$V_1 = -810 \text{mV},$		25°C		355	μΑ
110		Other inputs	Other inputs ope		1200		265	, m/
1 <sub>1</sub> L	Low-level input current		V <sub>I</sub> = -1990 mV,		25°C	0.5		μΑ
	· · · · · · · · · · · · · · · · · · ·		Other inputs open					L ***
1EE	Supply current		All inputs and the	output open	25°C	-100	<b>−85 −50</b>	mA

NOTES: 1. All parameters are measured with  $V_{EE}$  = -5.200 V,  $V_{CC1}$  =  $V_{CC2}$  = 0 V, and (unless otherwise noted) the output is connected to -2.000 V through 50  $\Omega$ .

<sup>2.</sup> Test conditions starting  $V_{IH} = V_{IHB}$  (or  $V_{IH'B}$ ) and/or  $V_{IL} = V_{ILA}$  (or  $V_{IL'A}$ ) mean that the high-level input voltages are equal to the B limit of  $V_{IH}$  (or  $V_{IH'}$ ) specified for the particular temperature (see note 3) and/or the low-level input voltages are equal to the appropriate A limit of  $V_{IL}$  (or  $V_{IL'}$ ). The output voltage limits are guaranteed for any appropriate combination of input conditions specified by the function table for the desired output.

<sup>3.</sup> This data sheet uses the algebraic-limit system that has been adopted by the International Electrotechnical Commission. The A limit is the more positive (less negative) limit; the B limit is the less positive (more negative) limit.

<sup>&</sup>lt;sup>†</sup>The ambient temperature conditions assume air moving perpendicular to the longitudinal axis and parallel to the seating plane of the device at a velocity of 500 feet per minute with the device under test soldered to a 4 x 6 x 0.062-inch double-sided 2-oz copper-clad circuit board.


#### TYPE SN10147 128-BIT RANDOM-ACCESS MEMORY

#### switching characteristics at 25°C free-air temperature

	PARAMETER	TEST CONDITIONS	В	UNIT	
	FANAMETEN	TEST CONDITIONS	(SEE NOTE 3)		0.411
ta(ad)	Access time from address			15	ns
tPLH	Propagation delay time, low-to-high-level output from E (enable time)	0 25 - 5	3	8.5	
tPHL	Propagation delay time, high-to-low-level output from E (disable time)	$C_L = 3.5 \text{ pF},$ $R_1 = 50 \Omega,$	3	8.5	ns
tTLH	Transition time, low-to-high-level output (20% to 80%)	See Figures 8 and 9	1	2.5	ns
tTHL	Transition time, high-to-low-level output (80% to 20%)	See Figures 6 and 9	1	2.5	"
tsR	Sense recovery time			10	ns

NOTE 3: This data sheet uses the algebraic-limit system that has been adopted by the International Electrotechnical Commission. The A limit is the more positive (less negative) limit; the B limit is the less positive (more negative) limit.

#### PARAMETER MEASUREMENT INFORMATION





- NOTES: A. The input waveforms are supplied by generators having the following characteristics:  $Z_{out} = 50 \Omega$ , PRR = 2 MHz. Transition times of input waveforms are 2  $\pm$  0.1 ns between the 20% and 80% levels and are determined with no device in the socket.
  - B. The waveforms are monitored on an oscilloscope having the following characteristics:  $t_r \le 0.35$  ns,  $R_{in} = 50 \ \Omega$ . Input and output cables are equal lengths of  $50 \cdot \Omega$  coaxial cable.
  - C.  $C_L$  includes jig capacitance.
  - D. All address lines not under test must be biased to select a memory cell.
  - E. Enable line(s) not under test must be at a low logic level.


FIGURE 8-TEST CIRCUIT

#### SERIES SN10000 MEMORIES

#### PARAMETER MEASUREMENT INFORMATION








- NOTES: A. Voltage values on input waveforms are with respect to ground.
  - B. Sense recovery time can only be measured following the writing of a high-level input.
  - C. All enable inputs are low, read/write input is high.
  - D. Read/write input is high, other enable input(s) is(are) low, bit location addressed contains high-level data.

#### FIGURE 9-VOLTAGE WAVEFORMS

#### SERIES SN10000 MEMORIES

#### TYPICAL CHARACTERISTICS†



#### FIGURE 10





FIGURE 12



HIGH-LEVEL and LOW-LEVEL OUTPUT VOLTAGES




FIGURE 11




FIGURE 13




FIGURE 15

<sup>&</sup>lt;sup>†</sup>The ambient temperature conditions assume air moving perpendicular to the longitudinal axis and parallel to the seating plane of the device at a velocity of 500 feet per minute with the device under test soldered to a 4 x 6 x 0.062-inch double-sided 2-oz copper-clad circuit board.

#### **ECL MEMORIES MECHANICAL DATA**

#### MECHANICAL DATA AND ORDERING INSTRUCTIONS


#### general

The availability of a particular Series SN10000 part in a particular package is denoted by an alphabetical reference above the pin-connection diagrams. Series SN10000 memories are available in the J and JE ceramic packages. Orders for these circuits should include the package outline letter(s) (J or JE) at the end of the circuit type number; e.g., SN10139J, SN10145JE.



#### J ceramic dual-in-line package

This hermetically sealed, dual-in-line package consists of a ceramic base, ceramic cap, and 16-lead frame. The package is intended for insertion in mounting-hole rows on 0.300-inch centers. Once the leads are compressed to 0.300-inch separation, sufficient tension is provided to secure the package in the board during soldering. Tin-plated (bright-dipped) leads require no additional cleaning or processing when used in soldered assembly.




NOTES: a. Each pin centerline is located within 0.010 inch of its true longitudinal position.

b. All dimensions are in inches unless otherwise noted.

# 1777777

#### JE ceramic dual-in-line package

This ceramic dual-in-line package has 16 leads attached by brazing and a gold-plated lid hermetically sealed to the header at relatively low temperature using a solder preform. The package is intended for insertion in mounting-hole rows on 0.300-inch centers. The gold-plated leads require no additional cleaning or processing when used in soldered or welded assembly.




NOTES: a. Terminal identification is provided by either a notch with a nominal radius of 0.032 inch or a dot on the body near the number-one terminal.

- Each pin centerline is located within 0.010 inch of its true longitudinal position.
- c. All dimensions are in inches.

# Microprocessor Summary

#### **4-BIT BINARY PROCESSOR ELEMENT**



# **SBP0400**

# 4-bit slice microprogrammable microprocessor element. Integrated Injection Logic. .... from Texas Instruments.

The SBP0400 is a digital processor building block and the first of the standard Integrated Injection Logic (I<sup>2</sup>L) ICs from TI.

The 0400 combines the unique properties of I<sup>2</sup>L technology with an expandable 4-bit slice architecture to offer an unmatched level of performance and design flexibility.

It's microprogrammable. You build instructions by externally sequencing the 0400's factory-programmed micro-operations. Emulate existing designs, at either the micro or macro level, with software compatibility. Or create highly efficient new designs with tailored instructions.

With over 1,600 gates, monolithically integrated into a 40-pin package, the 0400 offers the basis for efficient, low cost design solutions to a host of applications in both industrial (0° to 70°C) and military (-55° to 125°C) environments.

The SBP0400 is also directly expandable to any word size which is a multiple of 4-bits.

Some examples: One SBP0400 can make a basic 4-bit intelligent controller. Two, in parallel, makes an 8-bit dedicated processor. Three makes a 12-bit controller. And, with four—the CPU of a general purpose 16-bit "mini".

SBP0400 is characterized by the ability to perform any one of its 512 preprogrammed micro-operations within a single clock cycle.

#### **Basic Architecture**


- Microprogrammable, bit-slice design expandable in 4-bit multiples.
- Parallel access to all control, data and address functions.
- 16-function ALU with full-carry look ahead capability.
- 8-word general register file including independent program counter with incrementor.
- Dual 4-bit working registers with full shifting capability.
- On-chip factory programmable logic array (PLA) contains a repertoire of 512 micro-operations.

#### Functional Power

- Static edge-triggered operation with full TTL compatibility.
- ALU operand modifications/combination via 8 arithmetic or 8 Boolean functions.
- Bidirectional logic/arithmetic shift/circulate of single/double signed, single/double precision binary words.
- Single clock ALU-shift combinations simplify implementation of iterative multiply and non-restore divide algorithms.
- Internal operation register and independent program counter provide pipelining capability.

Performance: The SBP0400 operates at a constant speed X power product over a 10° performance range. Virtually any single DC power source, voltage or current, can be used.

Speed is a direct function of supply current. As the graph shows: For typical microcycle times of one microsecond, just over 100 milliamps of total supply current is required. Any point along the constant speed X power plot can be chosen. Down to one microamp of total supply current for corresponding microcycles of 100 milliseconds.



Design with the 0400 and the choice is yours: Word size. Instruction set. Power and speed. Use your imagination. The SBP0400 is just the beginning.

Engineering evaluation devices are available now. Designated X0400N, they are \$90.00 each (1-24). Order directly from your nearest TI Sales Office. A product manual accompanies purchase. For a "Mini-Spec" write Texas Instruments Incorporated, P.O. Box 5012 M/S 308, Dallas, Texas 75222.


### TMS 1000 NC, TMS 1200 NC MICROCOMPUTERS

#### DESCRIPTION

The TMS1000 series is a family of P-channel MOS four-bit microcomputers with a ROM, a RAM, and an arithmetic logic unit on a single semiconductor chip. The TMS1000 family is unique in the field of microprocessors because this device is a single-chip binary computer. A customer's specification determines the software that is reproduced during wafer processing by a single-level mask technique that defines a fixed ROM pattern. This versatile one-chip computer is very cost effective and capable of performing a variety of complex functions.

#### Key features of the TMS1000 series are:

- 8192-bit Read-Only Memory (ROM) on chip
- 256-bit Random-Access Memory (RAM) on chip
- 11 latched control/data-strobe outputs in a 28-pin package
- 13 latched control/data-strobe outputs in a 40-pin package
- 8 parallel data outputs and output programmable logic array (PLA)
- Conditional branching and subroutines
- Four-bit parallel data input
- Programmable instruction decoder
- Single-power-supply operation
- TTL compatible



One major advantage of the TMS1000 series is flexibility. The TMS1000 series is effective in applications such as printer controllers, data terminals, remote sensing systems, cash registers, appliance controls, and automotive applications. Through the TMS1000 series versatility, a wide range of systems realize reduced costs, fewer parts, and high reliability.

The microcomputer's ROM program controls data input, storage, processing, and output. Data processing takes place in the arithmetic logic unit. K input data goes into the ALU, as shown in the figure above, and is stored in the four-bit accumulator. The accumulator output accesses the output latches, the RAM storage cells, and the adder input. Data storage in the 256-bit RAM is organized into 64 words, four bits per word. The four-bit words are conveniently grouped into four 16-word files addressed by a two-bit register. A four-bit register addresses one of the 16 words in a file by ROM control.

The O outputs and the R outputs are the output channels. The eight parallel O outputs are decoded from five data latches. The O outputs serve many applications because the decoder is a programmable logic array (PLA) that is modified by changing the gate-level mask tooling. Each of the thirteen R outputs of the TMS1200NC and the eleven R

# TMS 1000 NC, TMS 1200 NC MICROCOMPUTERS

outputs on the TMS1000NC has an individual storage element that can be set or reset by program control. The R outputs send status or enable signals to external devices. The R outputs strobe the O outputs to displays, to other TMS1000 series chips, or to TTL and other interface circuits. The same R outputs multiplex data into the K inputs whenever necessary.

There are 43 basic instructions that handle I/O, constant data from the ROM, bit control, internal data transfer, arithmetic processing, branching, looping, and subroutines. The eight-bit instruction word performs 256 unique operations for maximum efficiency.

#### **DESIGN SUPPORT**


Through a staff of experienced application programmers, Texas Instruments will, upon request, assist customers in evaluating applications, in training designers to program the TMS1000 series and in simulating programs. TI will also contract to write programs to customer's specifications.

TI has developed an assembler and simulator for aiding software designs. These programs are available on nationwide time-sharing systems and at TI computer facilities.

A TMS1000 series program (see flowchart) is written in assembly language using standard mnemonics. The assembler converts the source code (assembly language program) into machine code, which is transferred to a software simulation program. Also the assembler produces a machine code object deck. The object deck is used to produce a tape for hardware simulation or a tape for generating prototype tooling.

The TMS1000 series programs are checked by software and hardware simulation. The software simulation offers the advantages of printed outputs for instruction traces or periodic outputs. The hardware simulation offers the designer the advantages of real-time simulation and testing asynchronous inputs. A software user's guide is available.

After the algorithms have been checked and approved by the customer, the final object code and machine option statements are supplied to TI. A gate mask is generated and slices produced. After assembly and testing, the prototypes are shipped to the customer for approval. Upon receiving final approval, the part is released for volume production at the required rate as one unique version of the TMS1000 family.




TMS1000-SERIES ALGORITHM DEVELOPMENT

#### TMS 8080, TMS 5501 8-BIT MOS MICROPROCESSOR SYSTEM


#### TMS 8080 An Eight-Bit Central Process Unit

- 2-μs Instruction Cycle Time
- Addresses up to 65,536 Words of Memory
- 8-Bit Bidirectional I/O Bus
- Serves up to 256 Input and 256 Output Ports
- Uses a Memory Stack for Subroutine Saves
- 8 Vectored Interrupts
- 9 Internal Registers
- 78 Instructions
- Power Supplies: 12 V, 5 V, 0 V, -5 V
- TTL-Compatible



A multifunction input/output circuit that is controlled by the TMS 8080 through memory referencing instructions. The TMS 5501 provides a TMS 8080 microprocessor system with a synchronous data interface, data I/O buffers, interrupt control logic, and interval timers. The TMS 8080 causes data to be transferred by the TMS 5501 by issuing commands via the system address bus. These commands include:

- · read the serial receive register
- · read the external data input lines
- read the interrupt address
- read TMS 5501 status information
- issue discrete commands
- load baud-rate register
- · load the serial transmiter register
- load the output register
- load the interrupt mask
- load an interval timer



# 38510/MACH IV

High-Reliability Microelectronics Procurement Specifications

MIL-STD-883

	CONTENTS	
SECTION	PAGE	
1.0	SCOPE	
2.0	APPLICABLE DOCUMENTS 233	
3.0	GENERAL REQUIREMENTS 235	
4.0	QUALITY ASSURANCE PROVISIONS 245	
5.0	PREPARATION FOR DELIVERY	
6.0	NOTES	

				1			Г		1
			F	REVISIO	)NS				
CLASSIFICATION (MAJOR/MINOR)	DATE CODE EFFECTIVITY	LTR			DESCRIPTION	0N		DATE	APPROVED
Major	7040	А	Incorporate of MIL-STE		-38510 and	Revision	Notice 2	8/15/70	Pur S. J. Adams
Major	7239	В	of MIL-STE	Incorporate Revision Notice 3 and 4 9/1/72 of MIL-STD-883 and Revision A of MIL-STD-38510			John John		
Major	7401	С	processing v electrical da incorporate	Incorporate revised Level IV (SNH) processing with inclusion of recorded electrical data with delta requirements; incorporate technological criteria in Table III for precap of complex circuits.			The PS JULY DEATH JULY ST JULY		
Minor	7518	D	Incorporate MIL-STD-8 for MOS LS	83 and (	provisions	28		4/15/75	15. 11/ 15. 11/ 15. 11/
UNLESS OTHERWISE SI DIMENSIONS ARE IN IN TOLER AND FS	PECIFIED DR C	hyi	DATE 7/22/ce					TRUMEN	
TOLERANCES: ANGLES ± 1° 3 PLACE DECIMAL ±.0' 2 PLACE DECIMAL ±.0: INTERPRET DWG, IN ACCORDANCE WITH S' DESCRIBED IN MIL-STI MATERIAL:	TD. D-100  Dim 10 1   D-100  Dim 10 1   D-100  Dim 10 1   D-100  Dim 10 1   D-100  Dim 10 1   D-100  Dim 10 1   D-100  Dim 10 1   D-100  Dim 10 1   D-100  D-100  D-100  D-100	1014 2014 2016 2016 1) A	SEMICONDUCTOR CIRCUITS DIVISION DALLAS, TEXAS  GA TITLE MICROELECTRONICS, HIGH RELIABILITY  PROCUREMENT SPECIFICATION  (MIL-STD 38510/883)			LAS, TEXAS			
DESIGN ACTIVITY RELEASE DEPARTMENT MANAGER, TAL CIRCUITS DIVISION MANAGER  SCALE  SIZE CODE IDENT NO. DRAWING NO.  38510/MACH IV PROGR CIRCUITS DIVISION MANAGER  SCALE  REV D SHEET				ROGRAM					

#### 38510/MACH IV PROGRAM

#### 1.0 SCOPE

1.1 This specification establishes standards for materials, workmanship, performance capabilities, identification, and processing of high-reliability monolithic integrated circuits.

#### 1.2 Intent

The intent of this document is such as to recognize that quality and reliability are *built* into, not *tested* into, a product. There is no specification or screening procedure that can substitute for inherent, built-in reliability. However, it must be realized that irrespective of lot quality, there will always be some small percentage of devices that are subject to early failure (infant mortality). A well engineered screening procedure will eliminate most, if not all, of these early failures. Secondly, the screening and acceptance testing described herein will also serve to demonstrate, with a high degree of statistical confidence, that the required levels of quality and reliability have, in fact, been built into the product.

#### 2.0 APPLICABLE DOCUMENTS

2.1 The following specifications and standards, of the issue in effect on the date of invitation for bids or request for proposal, form a part of this specification to the extent specified herein:

#### 2.2 Specifications

Military

MIL-M-55565 MIL-M-38510 Microcircuits, Packaging of

Microcircuits devices, general specification for

#### 2.3 Standards

#### Military

38510/MACH IV PROCUREMENT SPECIFICATION

MIL-STD-105 Sampling Procedures and Tables for

Inspection by Attributes

Test Methods and Procedures for MIL-STD-883

Microelectronics

MIL-STD-790 Reliability Assurance Program for

**Electronic Parts Specification** 

MIL-STD-1276 Leads, Weldable, for Electronic

Components Parts

Microelectronics Terms and Definitions MIL-STD-1313

#### **Detail Specifications**

SNXXXX (Bipolar) TMSXXXX (MOS LSI) Detail Specification for a Particular Part Type (e.g., Manufacturer's

TFXXXX (CMOS)

Data Sheet)

#### 2.4 Precedence of Documents

For the purpose of interpretation, in case of any conflicts, the following order of precedence shall apply:

-The purchase order shall have Purchase Order

precedence over any referenced

specification.

b) **Detail Specification** -The detail specification shall have

precedence over this specification

and other referenced specifications.

This Specification -This specification shall have c)

precedence over all referenced

specifications.

-Referenced Specifications shall apply d) Referenced

to the extent specified herein. Specifications

Federal and/or military specifications and standards required shall be obtained from the 2.5 usual government sources.

#### 3.0 GENERAL REQUIREMENTS

The individual item requirements shall be as specified herein and in accordance with the applicable detail specification. In the event of any conflict between the requirements of this specification and the detail specification, the latter shall govern. The static and dynamic electrical performance requirements of the integrated circuits plus absolute maximum ratings and test methods shall be as specified in the detail specifications.

#### 3.1.1 Definitions

a)	LTPD	Lot Tolerance Percent Defective shall be as defined by MIL-M-38510.
b)	λ	Lambda, stated in percent per 1000 hours as defined by MIL-M-38510.
c)	MRN	Minimum reject number as defined by M1L-M-38510.
d)	Production Lot	For the purpose of this specification, a production lot shall be defined per MIL-M-38510.
e)	Inspection Lot	An inspection lot shall be as defined in MIL-M-38510.
f)	С	Acceptance number as defined by MIL-M-38510.

#### 3.1.2 Terms and Definitions

Terms and definitions shall be as defined in MIL-STD-1313.

#### 3.1.3 Classification of Requirements

The requirements for the integrated circuits are classified herein as follows:

Requirement	Paragraph
Process Conditioning, Testing and Screening	3.2
Qualification	3.3
Design and Construction	3.4

Marking of Integrated Circuits	3.5
Product Assurance	3.6
Workmanship	3.7
Performance Capabilities	3.8
Quality and Reliability Assurance Program Plan	3.9

#### 3.2 Process Conditioning, Testing and Screening

Three levels of screening and quality assurance for integrated circuits are provided for in this specification. Process conditioning, testing and screening shall be as specified in 4.3 and the applicable figure for the appropriate quality assurance level stated on the purchase order and defined as follows:

SCREENING LEVEL	PART	NUMBER P	APPLICABLE	
SCREENING LEVEL	BIPOLAR	CMOS	MOS LSI	FLOW CHART
38510/883 Class A (Level IV)	SNH	TFH	Not Avail.	Figure 4
38510/883 Class B (Level III)	SNC	TFC		Figure 3
38510/863 Class B (Level III)			SMC	Figure 2
38510/883 Class C (Level I)	SNM	TFM	Not Avail.	Figure 1

#### 3.3 Qualification

Vendor qualification for delivery of integrated circuits to this specification shall be as specified in paragraph 4.2.

#### 3.4 Design and Construction


Integrated circuit design and construction shall be in accordance with the requirements specified herein and in the applicable detail specification.


#### 3.4.1 Topography

Integrated circuits furnished under this specification shall have topography information available for review by procuring activity. The information made available shall provide sufficient data for thorough circuit design, application, performance, and failure analysis studies.

#### 3.4.1.1 Monolithic Die Topography

An enlarged photograph or drawing (to scale) with a minimum magnification of 80 times the die (chip) size showing the topography of elements formed on the silicon monolithic die shall be available for review. This shall be identified with the specific detail integrated circuit part-type in which it is used and the applicable detail specification.





#### 3.4.1.2 Die Intraconnection Pattern

An enlarged photograph or drawing (to scale) with a minimum magnification of 80 times the die (chip) size showing the specific intraconnection pattern utilized to intraconnect the elements in the circuit. This shall be in the same scale as the die topography 3.4.1.1 so that the elements utilized and those not being used can easily be determined.

1

#### 3.4.2 Materials

Materials shall be inherently non-nutrient to fungus and shall not blister, crack, outgas, soften, flow or exhibit other immediate or latent defects that adversely affect storage, operation or environmental capabilities of integrated circuits.

#### 3.4.2.1 Material Selection

Materials selected for use in the construction of the integrated circuits shall be chosen for maximum suitability for the application. This shall include consideration of the best balance for:

- a) Electrical performance
- b) Thermal compatibility and conductivity
- Chemical stability including resistance to deleterious interactions with other materials
- Metallurgical stability with respect to adjacent materials and change in crystal configuration
- e) Maximum stability with regard to continued uniform performance through the specified environmental conditions and life.

#### 3.4.2.2 Foreign Materials

No lacquer, grease, paste, desiccant or other similar foreign encapsulant or coating material shall be included in the circuit enclosure nor applied to any part of the internal circuit assembly.

#### 3.4.3 Mechanical

#### 3.4.3.1 Case

Each integrated circuit shall be securely mounted and hermetically sealed within a case designed and constructed to conform to the outline and physical dimensions shown in the detailed specification.

#### 3.4.3.2 Interconnections

Interconnections within the integrated circuit case shall be minimized and there shall be no wire crossovers. Circuit intraconnections by means of wire jumpers shall not be used. (See Note 6.2)

#### 3.4.3.3 Leads

Lead material, construction, and outline shall be as specified on the detail specification and shall be capable of meeting the solderability test of MIL-STD-883, Method 2003. (See note 6.4).

#### 3.4.3.3.1 Lead Size

Lead outline and dimensions shall be as specified in the detail specification.

#### 3.4.3.3.2 Lead Surface Condition

Leads shall be free of the following defects over their entire length when inspected under a minimum of 4X magnification:

- a) Foreign materials adhering to the leads such as paint, film, deposits and dust. Where adherence of such foreign materials is in question, leads may be subjected to a clean, contaminant-free (e.g., oil, dust, etc.), filtered air stream (suction or expulsion) of 88 feet per second maximum, or a wash/rinse as necessary and reinspected.
- Nicks, cuts, scratches or other surface defacing defects which expose the base metal.

#### 3.4.3.3.3 Lead Straightness

Leads shall be aligned within a 0.050-inch diameter, 0.050-inch length cylinder concentric to the point of lead emergence from the case and the X-axis (the axis parallel to the lead axis). Along the remaining lead length, there shall be no unspecified bend whose radius is less than 0.10 inch and no twist whose angle is greater than 30° (ribbon leads, only).

#### 3.4.3.3.4 Preformed Leads

Preformed leads, when specified, shall be in accordance with the detail specification. The part number of the integrated circuit shall remain as specified in the applicable detail specification or purchase order, the applicable suffix designation shall appear on the purchase order but shall not be marked on the device.

#### 3.4.3.3.5 Carriers (Mech-Pak Carrier)

Carrier-matrix assemblies consisting of individually mounted integrated circuits shall be furnished when so specified by purchase order. The individual carriers shall have provisions for use with automatic test equipment contacts. Devices supplied "clipped-out" of the Mech-Pak Carrier shall be supplied in the Barnes Carrier type 029-188 or equivalent. (Applicable to Flat Packs only.)

#### 3.5 Marking of Integrated Circuits

#### 3.5.1 Legibility

All marking shall be permanent in nature and remain legible when subjected to specified operating, storage, and environmental requirements. All markings shall be insoluble in standard solvents such as trichlorethylene, water and xylene.

#### 3.5.2 Marking Details

Marking of the integrated circuits shall be located as follows unless otherwise specified in the detail specification:

- a) TO-99, TO-100, and similar "can" cases shall be marked on the top of the case. Where space limitations exist, the side of the case may be used.
- b) Flat Packs shall be marked on the top of the case. Where space limitation exists, the bottom of the package may be utilized as necessary. As a minimum the top of the package shall show the manufacturer's identification mark or symbol, the device part number, date code, and pin 1 orientation mark (where applicable).
- c) Dual-in-line plug-in packages shall be marked in the same manner as flat packs.

#### 3.5.3 Required Device Marking

- Index point indicating the starting point for numbering of leads shall be as indicated in the detail specification. The indexing point may be a tab, color dot, or other suitable indicator.
- b) Manufacturer's identification mark or symbol.
- c) An alpha-numeric lot date code indicating the week of initial submission for screening or inspection. The date code shall be as follows:
  - EIA four-digit date code, the first two numbers shall be the last two digits of the year, the last two numbers shall indicate the calendar week.

- 2) A Gothic letter which identifies separate lots of the same device type processed within the same calendar week. (If no more than one lot is processed through screening or inspection in a given calendar week, the Gothic letter may be omitted.)
- d) Manufacturer's part number defining circuit type and applicable MIL-STD-883 screening level and MIL-M-38510 product assurance level as defined in paragraph 3.2.
- e) Individual device serial number is required for Class A (SNH).
- f) A dot to indicate acceptance by Radiographic inspection

NOTE:

When a color dot is used to identify pin one, the radiographic inspection acceptance dot shall be placed on the bottom of the package.

g) Gothic letter per U.S. Customs code preceding data code identifies assembly location.

#### 3.6 Product Assurance

The manufacturer shall establish and maintain a reliability assurance program that complies with the basic intent of MIL-STD-790. Furthermore, it is intended that each integrated circuit delivered shall be free of any defect in design, material, manufacturing process, testing and handling, which would degrade or otherwise limit its performance when used within the specified limits.

#### 3.6.1 Visual and Mechanical Examination

Integrated circuits shall be examined to verify that material, design, construction, physical dimensions, marking and workmanship are in accordance with the specified acceptance criteria.

#### 3.6.2 Test Equipment

The manufacturer shall prepare and maintain a current list, by name and drawing number or other unique identification, of test equipment used in the manufacturing and testing of devices submitted for acceptance inspection under this specification. This list shall be made available to the procuring activity representative upon request.

#### 3.6.3 Process Controls

Each integrated circuit shall be constructed by manufacturing processes which are under the surveillance of the manufacturer's Quality Control department. The processes shall be monitored and controlled by use of statistical techniques in accordance with published specifications and procedures. The manufacturer shall prepare and maintain suitable documentation (such as quality control manuals, inspection instructions, control charts, etc.) covering all phases of incoming part and material inspection and in-process inspections required to assure that product quality meets the requirements of this specification. The

procuring activity may verify, with the permission of and in the company of the manufacturer's designated representative, that suitable documentation exists and is being applied. Information designated as proprietary by the manufacturer will be made available to the procuring activity or its representative only with the written permission of the manufacturer.

Process control is recognized as being vital to the concept of "built-in" quality. The process control program shall include a scanning electron microscope (SEM) monitor program for evaluating the metal integrity over oxide step and oxide step contour. The SEM analysis will be defined in a Quality & Reliability Assurance document.

#### 3.6.4 Production Changes

The manufacturer shall advise the procuring activity of the time at which any major change(s) in production or QC methods or documentation become effective during the period of device production for delivery against any given purchase order referencing this specification.

#### 3.7 Workmanship

Integrated circuits shall be manufactured and processed in a careful and workmanlike manner, in accordance with the production processes, workmanship instructions, inspection and test procedures, and training aids prepared by the manufacturer in fulfillment of the reliability assurance program established by paragraph 3.6.

#### 3.7.1 Personnel Certification

The manufacturer shall be responsible for training, testing and certification of personnel involved in producing integrated circuits. Training shall be commensurate and consistent with the requirements of this specification and in conformance to the basic intent of MIL-STD-790. Training aids in the form of satisfactory criteria shall be available for operator and inspector review at any time.

#### 3.7.2 Personnel Evaluation

The supplier shall maintain a continuous evaluation of the proficiency of personnel concerned with production and inspection. Retraining of an operator or inspector shall be required when this evaluation establishes that a degree of proficiency necessary to meet the requirements of this specification is not being exercised.

#### 3.7.3 Rework provisions

#### 3.7.3.1 Rework

All rework on micorcircuits manufactured under this specification shall be accomplished in accordance with paragraph 3.7.1 of MIL-M-38510 as defined herein.

#### 3.7.3.2 Rebonding

Rebonding shall be in accordance with MIL-M-38510, as defined herein (see Note 6.5)

#### 3.8 Performance Capabilities

The integrated circuits delivered to this specification shall be designed to be capable of meeting the environmental requirements specified in Table II. The manufacturer need not perform these tests specifically for the contract or specification, but shall provide data which demonstrates the ability of the integrated circuits to pass the environmental tests. The data shall have been generated on devices from the same generic family as the circuits being supplied to this specification, and the package configuration shall be the same as for the delivered parts (i.e., Flat Pack, TO-100, etc.).

#### 3.9 Quality and Reliability Assurance Program Plan

The manufacturer shall establish and implement a Quality and Reliability Assurance Program Plan that meets the intent of MIL-M-38510, Appendix A. Submission of the program plan to the procuring activity shall not be a requirement of this specification; however, the program plan shall be maintained by the manufacturer and shall be available for review by the procuring activity.

#### 4.0 QUALITY ASSURANCE PROVISIONS

#### 4.1 Responsibility for Inspection

Unless otherwise specified in the contract or purchase order, the manufacturer is responsible for the performance of all inspection requirements specified herein. Except as otherwise specified, the manufacturer may utilize his own facilities or any commercial laboratory acceptable to the procuring activity. The procuring activity may, at its discretion, perform any of the inspections set forth in the specification where such inspections are deemed necessary to assure supplies and services conform to prescribed requirements.

#### 4.1.1 Inspection and Testing Procedures Coverage

Inspection and testing processes and procedures prepared in fulfillment of the reliability assurance program established per paragraph 3.6 shall be prescribed by clear, complete and current instructions. These instructions shall assure inspection and test of materials, work in process and completed integrated circuits as required by this specification. In addition, criteria for approval and rejection of materials and integrated circuits shall be included.

#### 4.1.2 Inspection at Point of Delivery

The procuring activity may, at its discretion, reinspect any or all of the delivered parts excluding Group B and C destructive samples as defined by MIL-STD-883. All parts found to be defective, excluding devices exhibiting damage from use, may be returned to the manufacturer at the manufacturer's expense.

#### 4.1.3 Inspection Records

The manufacturer shall maintain a reliability data and records library. This library shall have on file, for review by the procuring activity, records of examination, qualification test results, variables data (when required) and all other pertinent data generated on devices manufactured to this specification.

#### 4.1.4 Control of Procurement Sources

The manufacturer shall be responsible for assuring that all supplies and services conform to this specification, the detail specification and the manufacturer's procurement requirements.

#### 4.1.4.1 Manufacturer's Receiving Inspection

Purchased supplies shall be subjected to inspection after receipt as necessary to ensure conformance to contract requirements. In selecting sampling plans, consideration shall be given to the controls exercised by the procurement source and evidence of sustained quality conformance.

- 4.1.4.2 The manufacturer shall provide procedures for withholding from use all incoming supplies pending completion of required tests or receipt of necessary certification or test records and their evaluation.
- 4.1.4.3 The manufacturer shall initiate corrective action with the procurement source depending upon the nature and frequency of receipt of nonconforming supplies.
- 4.1.5 Procuring Activity Quality Assurance Representative

The procuring activity, may, at its discretion, place quality assurance representatives in the manufacturer's plant as deemed necessary to assure conformance to contract requirements in any non-proprietary phase of design, fabrication, processing, inspection, and testing of the integrated circuits being produced. The manufacturer shall provide reasonable facilities and assistance for the safety and convenience of such personnel in the performance of their duties. Inspection and test procedures shall be made available for review by the quality assurance representative.

4.2 Qualification and Quality Conformance Inspection

#### 4.2.1 Qualification

Manufacturer's specific device qualification shall be based on compliance with the quality conformance test per Table III for MOS LSI devices. Qualification for other technologies shall be per Table 1 except that the testing will be to one LTPD level tighter than as defined in Table B-I of MIL-M-38510.

#### 4.2.1.2 Procedures and Definitions

#### 4.2.1.2.1 Sampling Procedure

Device selection for the qualification procedure of 4.2.1 shall be based on a random sampling technique and will be selected from a generic family.

#### 4.2.1.2.2 Generic Family

Electrically and structurally similar devices shall be said to comprise a generic family (e.g., TTL) if they meet the following criteria:

- Are designed with the same basic circuit-element configuration a١ such as TTL, TTL Schottky, DTL, CMOS, MOS metal-gate, or MOS silicon-gate, and differ only in the number or complexity of specified circuits which they contain. Generic family for linear circuits is defined by circuit function (e.g. op amp, comparator, etc.).
- Are designed for the same supply, bias and signal voltage, and for b) input/output capability with each other under an established set of loading rules.
- c) Are enclosed in housings (packages) of the same basic construction (e.g., hermetically sealed flat packages, dual-in-line ceramic, dual-inline plastic) and outline, differing only in the number of active housing terminals included and/or utilized.

#### 4.2.2 Quality Conformance Inspection

Quality conformance inspection group B and C requirements are per Tables I and II, Table II shall apply to MOS LSI and Table I to other technologies.

- When specifically called out and funded on the purchase order or contract. the manufacturer shall perform the quality conformance inspections (Group B and/or Group C) on a lot-by-lot basis.
- b) The manufacturer shall, upon request, make available for review generic quality conformance inspection and data. Data on Group B shall be by package type, number of pins, and assembly location for all subgroups.

Data on Group C, subgroups 1, 2, and 3, shall be by package type, number of pins, and assembly location. Subgroups 4 and 5 by chip generic family in hermetic packages.

#### 4.2.2.1 Lot Acceptance Sampling

Statistical sampling for quality conformance inspections shall be in accordance with MIL-M-38510 Table B-I.

Group B samples, except bond strength samples, shall be selected from sublots that have successfully completed all of the 100% processing steps specified on the applicable process flow chart.

#### 4.2.2.2 Resubmission of Failed Lots

When any lot submitted for quality conformance inspection fails any subgroup requirement, it may be resubmitted a maximum of one time for that particular subgroup. One additional submission is permitted, provided an analysis is performed to determine the failure mechanism for each reject device in the subgroup, and that it is determined that the failures are due to one of the following:

> Testing error resulting in electrical damage to devices a)

- b) A defect that can effectively be removed by rescreening the lot
- Random defects which do not reflect poor basic device designs or poor workmanship.

#### 4.2.2.3 Early Shipments

When quality conformance inspection is being performed for a specific contract or purchase order, the accepted Group A devices that are awaiting shipment pending successful completion of Group B and/or Group C, shall be stored in the Quality Assurance test area. Under no circumstances shall such parts be shipped prior to the successful completion of the Group B tests.

#### 4.2.2.4 Groups B and C Test Data

All lot-by-lot data generated by Group B and/or Group C testing when specifically called out and funded on the purchase order, shall accompany the initial shipment of devices. This data shall consist, at a minimum, of the following:

- a) Attributes data for Group B. Endpoints for the subgroups are visual per the applicable MIL-STD-883 test method.
- b) Attributes data for Group C subgroups 1, 2, 4 and 5. Endpoints for these subgroups shall be per Table I and II.

#### 4.2.2.5 Precedure in Case of Test Equipment Failure or Operator Error

Where an integrated circuit is believed to have failed as a result of faulty test equipment or operator error, the failure shall be entered in the test record which shall be retained for review along with a complete explanation verifying why the failure is believed to be invalid. If it is determined that the failure is invalid, a replacement integrated circuit from the same inspection lot may be added to the sample. The replacement integrated circuit shall be subjected to all those tests to which the discarded integrated circuit was submitted prior to its failure, and any remaining specified test to which the discarded integrated circuit was not subjected prior to its failure.

#### 4.3 Quality Assurance Processing, Methods and Procedures

This section establishes the test methods and conditions to be used for the 100% processing (screening) requirements specified by the applicable process flow chart.

#### 4.3.1 Precap Visual Inspection

Each microcircuit shall be required to pass the appropriate precap visual inspection defined as follows. Precap Lot Acceptance shall be per paragraph 4.6.

- 4.3.1.1 38510 Class C (Level I) and 38510 Class (Level III) devices shall be visually inspected in accordance with MIL-STD-883, Method 2010, Condition B.
- 4.3.1.2 38510A (Level IV) devices (designated for NASA type applications) shall be visually inspected in accordance with MIL-STD-883, Method 2010, Condition A. (See notes 6.1.1.1 and 6.1.1.2).
- Complex MSI and LSI circuits as defined in MIL-STD-883, Method 5004, paragraph 3.3 may be precap inspected per MIL-STD-883, Method 5004, 4.3.1.3 paragraph 3.3.1 for 38510 Class B (Level III) and paragraph 3.3.2 for 38510 Class C (Level I).
- 4.3.2 Stabilization Bake

The purpose of this test is to determine the effect on microelectronic devices of baking at elevated temperatures without electrical stress applied. Test shall be performed in accordance with MIL-STD-883, Method 1008, Condition C.

4.3.3 Thermal Shock

> The purpose of this test is to determine the resistance of the device to sudden exposure to extreme changes in temperature. Test shall be performed in accordance with MIL-STD-883, Method 1011.1, Condition A.

4.3.4 Temperature Cycle

> This test is conducted for the purpose of determining the resistance of a part to exposures to extremes of high and low temperatures, and to the effect of alternate exposures to these extremes, such as would be experienced when equipment or parts are transferred to and from heated shelters in arctic areas. Test shall be performed in accordance with MIL-STD-883, Method 1010, Condition C, minimum of 10 cycles. For MSI and LSI complex devices as defined in MIL-STD-883, Method 5004, paragraph 3.3, 50 cycles may be used in lieu of alternate pre-cap visual inspection criteria.

4.3.5 Mechanical Shock

> The shock test is intended to determine the suitability of the devices for use in electronic equipment which may be subjected to moderately severe shocks as a result of suddenly applied forces or abrupt changes in motion produced by rough handling, transportation, or field operation. Test shall be performed in accordance with MIL-STD-883, Method 2002, Condition B, five blows minimum.

4.3.6 Centrifuge (Constant Acceleration)

> The centrifuge test is used to determine the effects on microelectronics devices of a centrifugal force. This test is designed to indicate structural and mechanical weaknesses not necessarily detected in shock and vibration tests. Test shall be performed in accordance with MIL-STD-883, Method 2002, Condition E for devices having less than 20 pins and Condition D for those having more than 20 pins.

#### 4.3.7 Fine Leak Test

Each integrated circuit for 38510 Class C (Level I), 38510 Class B (Level III), and 38510 Class A (Level IV) screens shall be subject to a fine leak test in accordance with paragraph 4.3.7.1 or 4.3.7.2. The method shall be optional providing it is consistent with and capable of detecting the specified leak rate of the applicable process flow chart.

#### 4.3.7.1 Helium Leak Test

Helium leak test shall be performed in accordance with MIL-STD-883, Method 1014, Condition A.

#### 4.3.7.2 Radiflo Leak Test

Radiflo leak test shall be performed in accordance with MIL-STD-883, Method 1014, Condition B. Krypton 85 bomb pressure and dwell time are a function of the radioactivity level and shall be selected so as to conform to the equations given in Condition B.

#### 4.3.8 Gross-Leak Test

Each integrated circuit for 38510 Class C (Level I), 38510 Class B, (Level III) and 38510 Class A (Level IV) screens shall be subjected to the appropriate gross-leak test of paragraph 4.3.8.1 or 4.3.8.2, or an approved equivalent. The manufacturer may, at his option, perform gross-leak testing after the Set I Electrical Tests of paragraph 4.3.9.

- 4.3.8.1 When specifically called out and funded on the purchase order or contract, units will be bombed 2 hours minimum at 30 psig in FC-78, or equivalent. Units will then be immersed in FC-40 or equivalent at +125°C ±5°C for 30 seconds minimum and observed for for a definite stream of bubbles, more than two large bubbles, or an attached bubble that grows in size, per MIL-STD-883, Method 1014, Condition C2.
- 4.3.8.2 Units will be immersed in FC-40 or equivalent at +25°C ± 5°C for 30 seconds minimum and observed for a definite stream of bubbles, more than two large bubbles or an attached bubble that grows in size, per MIL-STD-883, Method 1015, Condition C1,.

#### 4.3.9 Final Electrical Test (Set I)

Each integrated circuit shall be required to pass the electrical requirements of the data sheet. The manufacturer shall also perform such additional testing necessary to assure the parts will meet the temperature extreme limits. MOS LSI memory devices will be 100% dc and ac tested both at 25°C and at high temperature.

When specifically called out and funded on the purchase order or contract, the manufacturer shall perform subgroups 2, 3, and 4 of paragraph 4.4 in accordance with Method 5004 of MIL-STD-883.

#### 4.3.10 Burn-In

The burn-in screen is performed for the purpose of eliminating marginal devices and early-life failures evidenced as time and stress dependent. Test shall be in accordance with MIL-STD-883, Method 1015, Condition A, D, or E at 125 ± 5°C for digital circuits and Conditions A, B, C, or D for linear circuits. 38510 Class B (Level III) MSI and LSI complex devices, as defined in MIL-STD-883, paragraph 3.3.1, may receive a 240-hour-minimum burn-in lieu of alternate precap visual inspection criteria per MIL-STD-883, Method 5004, paragraph 3.3.1.

#### 4.3.11 Final Electrical Test (Set II)

Each 38510 Class A (Level IV) integrated circuit shall be required to pass the electrical requirements of the detail specifications. The following tests shall be performed as a minimum: dc parameters at maximum and minimum rated temperatures, and switching parameters at 25°C. In addition, each bipolar device shall have critical 25°C dc electrical parameters read and recorded by serial number and shall pass the following delta requirements:

PARAMETER	DELTA LIMIT
VoL	±10% of detail specification limit
Voн	±10% of detail specification limit
ŊĹ	±10% of detail specification limit
liн	±10% of detail specification limit

CMOS recorded parameters and delta limits will be defined by the manufacturer as required.

One copy of the pre-burn-in and post-burn-in recorded data with delta calculations shall be shipped with each lot. Data will not be available for the metal flat pack (T). See MIL-M-38510, Class S. The manufacturer may, when deemed necessary, elect to perform additional electrical testing over and above the requirements stated herein.

#### 4.3.12 Radiographic Inspection (X-ray)

Test shall be performed in accordance with MIL-STD-883, Method 2012, X-ray may be performed at any point after serialization at the manufacturer's option. (see note 6.3).

#### 4.3.13 External Visual Inspection

The purpose of this examination is to verify that materials, construction, marking, and general workmanship are as specified. Examination shall be in accordance with MIL-STD-883, Method 2009.

#### 4.3.14 Voltage Stress

Selected n-channel MOS LSI devices will be voltage stressed for 40 hours minimum at 25°C min per MIL-STD-883 Method 10155, Condition D.

#### 4.4 Group A Conformance

Group A conformance shall consist of the electrical parameters in the manufacturer's data sheet. If an inspection lot is made up of a collection of sublots, each sublot shall conform to Group A, as specified.

SUBGROUP	LEVEL I 38510C	LTPD LEVEL II	(%) LEVEL III 38510B	LEVEL IV 38510A
Subgroup 1 25°C, dc	5	7	5	5
Subgroup 2 High Temperature, dc	10	10	7	5
Subgroup 3 Low Temperature, dc	10	10	7	5
Subgroup 4	10	10	7	5

Dynamic and Switching Tests @ 25°C

NOTE: Functional tests included in dc tests.

#### 4.5 Certification

The manufacturer shall include a certificate of compliance with each shipment of parts if requested on the purchase order. This certificate shall indicate that all specified tests and requirements of this specification have been made or met, and that the lot of devices (identified by lot and/or batch number) is acceptable. The certificate shall bear the name and signature of the manufacturer's Quality Control representative, the date of acceptance or signing, and any pertinent notes as applicable.

#### 4.6 Precap Lot Acceptance

After each precap inspection the lot of devices shall be sampled by quality control and inspected for the specified visual criteria.

#### TABLE I QUALITY CONFORMANCE TEST (GROUP B/GROUP C)

	MIL-STD-883		1	LTPD	
TEST	METHOD	CONDITIONS	LEVEL IV	LEVEL III	LEVELI
			38510A	38510B	38510C
Subgroup 12	2010		40	4-	
Physical Dimensions	2016		19	15	20
Subgroup 2 <sup>2</sup>	2015				
Marking Permanency	2015				
Visual and Mechanical	2014	Occupied Octob	10	4-	
Bond Strength <sup>1</sup>	2011	Condition C or D	10	15	20
		2 grams for Au bonds			
Subgroup 3 <sup>2</sup>		1.5 grams for AI bonds	ļ		
Solderability	2003	O	10	15	15
Subgroup 4 <sup>2</sup>	2003	Omit Aging	'0	15	15
Lead Fatigue	2004	Conditions B	J		
Fine Leak	1014	Conditions A or B nor			
Fine Leak	1014	Conditions A or B, per	1		
Gross Leak	1014	para. 4.3.7 of this spec.			
Gloss Leak	1014	Condition C, per para. 4.3.8	10	15	15
		of this spec.	10	15	15
		GROUP C			
Subgroup 1					
Thermal Shock	1011	Condition B			
Temp. Cycle	1010	Condition C	ļ,		
Moisture Resistance	1004	Omit Initial Cond.	1		
Fine Leak	1014	Conditions A or B, per			
		para 4.3.7 herein			
Gross Leak	1014	Condition C, per para. 4.3.8	1		
		herein	10	15	15
Electrical End Points	5005	Subgroups 1, 2, 3, and 7			
Subgroup 2			]		
Mechanical Shock	2002	Condition B	]		
Vibration Variable Freq.	2007	Condition A			
Constant Acceleration	2001	Condition E <sup>3</sup>			
Fine Leak	1014	Conditions A or B, per			
		para. 4.3.7 herein			
Gross Leak	1014	Condition C, per para. 4.3.8	1		
		herein	10	15	15
Electrical End Points	5005	Subgroups 1, 2, 3, and 7			
Subgroup 3					
Salt Atmosphere	1009	Condition A Omit Initial			l
		Conditioning	10	15	15
Subgroup 4					
High Temp Storage	1008	150°C, 1000 Hrs.			
Electrical End Points	5005	Subgroups 1, 2, 3, and 7	7	7	7
Subgroup 6					
Operating Life Test	1005	125°C, 1000 Hrs. Minimum	] ]		
Electrical End Points	5005	Subgroups 1, 2, 3, and 7	5	5	5

<sup>1.</sup> Bond strength test may be performed on samples randomly selected immediately following internal visual prior to sealing.

<sup>2.</sup> Visual and/or hermetic end points; hence, electrical or visual rejects may be used. Reference MIL-STD-883, Method 5005.2, para. 3.4.

<sup>3.</sup> Condition D for packages with 20 pins or more. Condition E for packages with less than 20 pins.

#### TABLE II QUALITY CONFORMANCE TEST MOS LSI CIRCUIT

TEST	MIL-STD-883 METHOD	CONDITIONS	LTPD
Subgroup 1			
Temperature Cycle	1001	Condition C	
Constant Acceleration	2001	Condition D1, Y1 Plane	
Electrical End Points	5005	Subgroup 1	15
Subgroup 2			
Operating Life	1005	Condition D, 500 Hrs. Minimum	
Electrical End Points	5005	Subgroup 1	10

<sup>1.</sup> Condition D for packages with 20 pins or more. Condition E for packages with less than 20 pins,

#### TABLE III MANUFACTURERS QUALIFICATION PROCEDURE MOS LSI CIRCUITS

TEST	MIL-STD-883 METHOD	CONDITIONS	LTPD
Subgroup 1 <sup>1</sup>			
Physical Dimensions	2016		15
Visual and Mechanical	2014		
Subgroup 2 <sup>1</sup>			
Solderability	2003	Omit Aging	15
Subgroup 3 <sup>2</sup>			
Thermal Shock	1011	Condition B	
Temperature Cycling	1010	Condition C	
Moisture Resistance	1004	Omit Initial Conditioning	
Electrical End Points	5005	Subgroup 1	15
Subgroup 4 <sup>2</sup>			
Mechanical Shock	2002	Condition B	
Vibration Variable Freq.	2007	Condition A	
Constant Acceleration	2001	Condition E <sup>3</sup>	
Electrical End Points	5005	Subgroup 1	15
Subgroup 5 <sup>1</sup>			
Lead Fatigue	2004	Condition B2	
Fine Leak	1014	Condition A or B Per Para.	
		4.3.7 Herein	
Gross Leak	1014	Condition C2 Per Para.	15
		4.3.7 Herein	
Subgroup 6 <sup>1</sup>			
Salt Atmosphere	1009	Condition A, Omit	15
		Initial Conditioning	
Subgroup 7 <sup>2</sup>			
Storage Life	1008	150°C, 1000 Hrs. Minimum	
Electrical End Points	5005	Subgroup 1	7
Subgroup 82			
Operating LIfe	1005	85°C, 1000 Hrs. Minimum	
Electrical End Points	5005	Subgroup 1	10
Subgroup 91			
			10 devices
Bond Strength	2011	Condition B, D	not greater
Sama on angui	2011		than 1%
			defective

<sup>1.</sup> Visual and/or hermetic end points; hence, electrical rejects may be used. Reference MIL-STD-883, Method 5005,2, Para. 3.4.

<sup>2.</sup> Electrical end points only.

<sup>3.</sup> Condition D for packages with 20 pins or more. Condition E for packages with less than 20 pins.

#### 5.0 PREPARATION FOR DELIVERY

#### 5.1 Final Visual Shipping Inspection

Each lot of microcircuits and its associated documentation shall be sampled by Quality Control and visually inspected for the following:

- a) Scratched, nicked or bent leads
- b) Damaged header (packages)
- c) All test data specified in section 4.0
- d) Certificate of Compliance as specified in section 4.0
- All other pertinent documentation required and specified by this specification.

#### 5.2 Packing Requirements

Parts shall be packed in containers of the type, size, and kind commonly used which will ensure acceptance by common carriers and safe delivery at the destination and in accordance with MIL-M-55565, Level C, bulk pack. The containers shall be clearly marked with manufacturer's name or symbol.

#### 5.3 Preservation and Package Identification

The package shall be marked with the following:

The country of origin if other than U.S.A.

Procuring activity parts number

Purchase order number

Material nomenclature

Quantity

Lot number

Date code

This information shall appear on the label or shall be directly marked on each container. Method is optional.

#### 6.0 NOTES

6.1 Precap Visual Method 2010

The following criteria may be in conflict with the circuit design topology and construction techniques of some microcircuit manufacturers. Where such a conflict does exist, the inspection criteria listed herein may be waived. (Reference paragraph 3.0 of MIL-STD-883, Method 2010).

- 6.1.1 Present Visual Inspection, Test Condition B [38510 Class B (Level III) and 38510 Class C (Level I)].
- 6.1.1.1 Paragraph 3.2: a 20-PSI minimum blow-off prior to seal will be performed to meet the intent of a controlled environment.
- 6.1.1.2 For titanium-tungsten, gold, titanium-tungsten multilayered systems, the underlying metal is defined as the bottom titanium tungsten and the top layer is defined as gold.

#### 6.2 Interconnections

Circuit interconnections (metallization pattern) shall be designed so that no properly fabricated connection shall experience a current density greater than 5 X 10<sup>5</sup> amperes/cm<sup>2</sup>, including allowances for worst-case conductor composition, normal production tolerances on design dimensions, and nominal thickness at critical areas such as contact windows.

#### 6.3 X-Ray Method 2012

Paragraph 3.9.2.2a(2) and (3) delete and replace with: "Cause for rejection shall be a single void in the bar attachment material opening two adjacent sides and exceeding 50% of the length of one side and 100% of the length of the other side."

#### 6.4 Salt Atmosphere Test, Method 1009

Where package design considerations necessitate (such as 0.75-inch tip-to-tip metal flat packs), there may be a conformal coating applied prior to the salt atmosphere test.

#### 6.5 Rebonding

Attempts to bond where only impressions have been made in the metal and where the bond did not make a physical attachment to the pad or post shall not be considered evidence of rebonding.

## JAN MIL-M-38510 Integrated Circuits

The MIL-M-38510 JAN Program implemented by Texas Instruments provides a standardized qualification and specification system for high-reliability military applications. The program covers a wide range of monolithic integrated circuits including digital and linear device types in both dual-in-line and flat pack configurations. For device types not yet covered by MIL-M-38510 JAN slash sheets or for cost-effectivity and improved availability, the Texas Instruments 38510/MACH IV Program is recommended. It includes all the significant and practical controls, lot acceptances, and screenings included in the MIL-M-38510 JAN Program and is available at approximately one-third of the cost. The 38510/MACH IV Program includes a controlled procurement document encompassing general specifications MIL-M-38510A and MIL-STD-883A dated 15 November 1974. Revision D of the TI 38510/MACH IV specification is included in Tab Section 7 of this book.

The TI 38510/MACH IV Program also offers an aid to specification writing by providing a cost-effective 38510 and 883 base document, whereby special device program specifications may be written invoking any additional testing options unique to a specific program. The TI 38510/MACH IV specification is organized and written per MIL-STD-100 to allow its use as a program specification by merely adding the user's company name and drawing number, as well as any required additions or deletions necessary to meet the specific program goals.

Table I provides a convenient cross-reference from the JAN part numbers to the corresponding standard catalog part numbers. The cross reference from the catalog numbers to the JAN slash sheet numbers is provided in Table II.

The complete JAN part number with the tables of class, case, and lead finish codes is given in Table III, along with a cross reference to the TI 38510/MACH IV part number. A table of standard TI cases and lead finishes is also provided to assist in specifying the proper JAN part number. It is imperative that the proper case and lead finish shown in the table be specified on the parts list and procurement documentation. The specific package for each device is determined by referring to the proper data sheet.

The following figure defines the reliability classes of MIL-M-38510 JAN and TI 38510/MACH IV ICs, and the intended areas of application. MIL-M-38510 recommends that for original equipment complements, the device class appropriate to the need be used, while Class B is recommended for spare parts for logistic support.

RECOMMENDED USE	TYPICAL SYSTEM APPLICATIONS	MIL-STD-883 MIL-M-38510 CLASS	38510/MACH IV LEVEL
Where repair or replacement is readily accomplished and "down time" is not critical	Prototype, noncritical support or ground systems	Class C	I (SNM)
Where repair or replacement is difficult or impossible and reliability is vital	Avionics and tactical missile systems	Class B	III (SNC)
Where repair or replacement is difficult or impossible and reliability is imperative	Critical avionics, space and strategic missile systems	Class A/S	IV (SNH)

Wide acceptance of TI 38510/MACH IV Class B "SNC" level devices has made possible improved availability thru distributor and factory stocking programs. The following military documents (see Note 1) establish the processing, quality, and reliability assurance requirements for JAN integrated circuits. The detail requirements of each individual JAN device are specified in the slash sheets.

MIL-M-38510/XXX, Microcircuits, Digital, TTL, . . . , . . . , Monolithic Silicon (Slash Sheets)
MIL-M-38510A, Microcircuits, General Specification for
MIL-STD-883A, Test Methods and Procedures for Microelectronics
QPL-38510, Qualified Products List for MIL-M-38510

NOTE 1: Copies of these documents may be requested from the Naval Pulbications and Forms Center, 5801 Tabor Avenue, Philadelphia, Pa. 19120.

	TABL	E I. JAN INTEGI	RATED CIRCUIT	S AND CIRCUI	T-TYPE CROSS	-REFERENCE	
JAN	CKT	JAN	СКТ	JAN	скт	] JAN	СКТ
/NO.	TYPE	/NO.	TYPE	/NO.	TYPE	/NO.	TYPE
00101	5430	01401	54150	04001	54H50	07501†	54\$86
00102	5420	01402	9312‡	04002	54H51	07502†	54S135
00103	5410	01403	54153	04003	54H53	07601†	54\$194
00104	5400	01404	9309	04004	54H54	07602†	54S195
00105	5404	01405 01406†	54157	04005	54H55 54L51	07701†	54S138
00106 00107	5412 5401	01501	54151 5475	04101 04102	54L51 54L54	07702† 07703†	54S139 54S280
00107	5401 5405	01502	5477	04102	54L55	077031	54S181
00108	5403	01502	54116	04104	54L54	07802†	54S182
00201	5472	01504	9314‡	04201	54L121	07901†	54S151
00202	5473	01601	5408	04202	54L122	07902†	54\$153
00203	54107	01602	5409	05001	4011A	07903†	54S157
00204	5476	01701	54174	05002	4012A	07904†	54S158
00205	5474	01702	54175	05003	4023A	07905†	54S251
00206	5470	01703†	54173	05101	4013A	07906†	54\$257
00207	5479‡	01801†	54170 54180	05102	4027A 4000A	07907†	54S258
00301 00302	5440 5437	01901† 02001	54180 54L30	05201 05202	4001A	08001† 08002†	54S11 54S15
00302	5438	02002	54L20	05202	4002A	08101†	54S140
00401	5402	02003	54L10	05204	4025A	08201†	54\$85
00402	5423	02004	54L00	05301	4007A	10101	52741
00403	5425	02005	54L04	05302	4019A	10102	52747
00404	5427	02006	54L01/54L03	05303	4030A	10103	52101A
00501	5450	02101	54L71	05401	4008A	10104	52108A
00502	5451	02102	54L72	05501	4009A	10105†	LH2101A
00503	5453	02103	54L73	05502	4010A	10106†	LH2108A
00504	5454	02104	54L78	05503	4049A	10201	52723
00601	5482	02105 02201	54L74 54H72	05504 05601	4050A 4017A	10202† 10203†	52104 52105
00602 00603	5483 9304±	02202	54H73	05602	4018A	10301	52710
00701	5486	02202	54H74	05603	4020A	10302	52711
00801	5406	02204	54H76	05604	4022A	10303	52106
00802	5416	02205	54H101	05605	4024A	10304	52111
00803	5407	02206	54H103	05701	4006A	10401	55107
00804	5417	02301	54H30	05702	4014A	10402	55108
00805	5426	02302	54H20	05703	4015A	10403	55114
00901	5495	02303	54H10 54H00	05704	4021A	10404 10405	55115 55112
00902 00903	5496 54164	02304 02305	54H04	05705 05706†	4031A 4035A	10405	55113 7831
00903	54165	02306	54H01	057071	4034A	10501†	52733
00905	54194	02307	54H22	05801†	4016A	10601	LM102‡
00906	54195	02401	54H40	06001	10501±	10602	52110
00907†	9300‡	02501	54L90	06002	10502‡	10701	52109
00908†	9328	02502	54L93	06003	10505‡	10801†	3018A
00909†	54198	02503†	54L193	06004	10506‡	10802†	3045
00910†	54166	02504†	93L10	06005	10507‡	15001	5485
01001	5442	02505†	93L16	06006	10509‡	15101 15102	5413 5414
01002 01003	5443 5444	02601 02701	54L86 54L02	06101† 06102†	10531‡ 10631‡	15102	54132
01003	5445	02801	54L95	061021 06103†	10576‡	15201†	54154
01005	54145	02802	54L164	06104†	10535‡	15202†	54155
01006	5446	02803	93L28‡	07001	54S00	15203†	54156
01007	5447	02804	93L00	07002	54803	15204†	8250
01008	5448	02805	76L70	07003	54S04	15205†	8251
01009	5449	02806♦	54L91	07004	54805	15206†	8252
01101	54181	02901	54L42	07005	54S10	15301†	54125
01102	54182	02902	54L43	07006	54S20 54S22	15302†	54126 54H08
01201 01202	54121 54122	02903 02904	54L44 54L46	07007 07008	54S22 54S30	15501† 15502†	54H08 54H11
01202	54123	02904	54L46 54L47	07008	54S133	15601†	54147
01301	5492	02906	76L42A	07010	54S134	15602†	54148
01301	5493	03001	15930	07101	54S74	15801†	9321
01303	54160	03002	15935	07102	54S112	15802†	9301
01304	54163	03003	15936	07103	54S113	15803†	9311
01305	54162	03004	15946	07104	54S114	15804†	9317
01306	54161	03005	15962	07105	54\$174	20101	54186 (PROM 512)
01307	5490	03101	15932	07106	54S175	20102	MCM5304‡
01308	54192	03102	15944	07201	54\$40	20103†	IM5603A
01309	54193	03103	15957	07301 07401	54S02	20201† 20202†	54S387 (PROM 1024)
01310† 01311†	54196 54197	03104 03105	15958 15933	07401	54S51 54S64	23001†	IM5623 5531 (256 RAM)
013121	54197 54177	03705	MH0026	07402	54S65	230077	93410 (256 RAM)
010121	J-1,7,						( /

NOTE: Only the basic JAN and SN numbers are shown. Complete the numbers as shown in Table III. †Slash sheets not released as of date of this publication. ‡Not recommended for new designs. • Class S only.

	TABLE 1	. JAN INTEGR	ATED CIRCUIT	S AND CIRCUIT-	TYPE CROSS-RE	FERENCE	
JAN	СКТ	JAN	CKT	JAN	СКТ	JAN	CKT
/NO.	TYPE	/NO.	TYPE	NO.	TYPE	l /NO.	TYPE
23501†	TMS4060 (4K RAM)	30109†	54LS109	30701†	54LS138	31202t	54LS283
23502†	TMS4050 (4K RAM)	30201†	54LS40	30702†	54LS139	31301†	54LS13
30001†	54LS00	30202†	54LS37	30703t	54LS42	31302†	54LS14
30002†	54LS03	30203†	54LS38	30704†	54LS47	31303†	54LS132
30003†	54LS04	30301†	54LS02	30801†	54LS181	31401†	54LS123
30004†	54LS05	30302†	54LS27	30901†	54LS151	31402†	54LS221
30005†	54LS10	30303†	54LS266	30902†	54LS153	31501†	54LS90
30006†	54LS12	30401†	54LS51	30903†	54LS157	31502t	54LS93
30007†	54LS20	30402†	54LS54	30904†	54LS158	31503†	54LS160
30008†	54LS22	30501†	54LS32	30905†	54LS251	31504†	54LS161
30009†	54LS30	30502†	54LS86	30906†	54LS257	31505†	54LS168
30101†	54LS73	30601†	54LS194	30907†	54LS258	31506†	54LS169
30102†	54LS74	30602†	54LS195	30908†	54LS253	31507†	54LS192
30103†	54LS112	30603†	54LS95	31001†	54LS11	31508†	54LS193
30104t	54LS113	30604†	54LS96	31002†	54LS15	31601†	54LS75
30105†	54LS114	30605†	54LS164	31003†	54LS21	31602†	54LS279
30106†	54LS174	30606†	54LS298	31004†	54LS08	31701†	54LS124
30107†	54LS175	30607†	54LS395	31101†	54LS85	31702†	54LS324
30108†	54LS107	30608†	54LS670	31201†	54LS83A	31801†	54LS261
				ITEGRATED CIR			
CKT	JAN	CKT	JAN	CKT	JAN	CKT	JAN
TYPE LH2101A	/NO. 10105†	TYPE	/ <b>NO.</b> 05801†	<b>TYPE</b> 54H72	/NO.	TYPE	/NO.
LH2101A	101051 10106†	4016A 4017A	05601	54H72 54H73	02201 02202	54LS114	30105† 31401†
LM102	10601	4017A 4018A	05602	54H74	02202	54LS123 54LS124	314011
MCM5304±		4019A	05302	54H76	02204	54LS124 54LS132	317011 31303†
MH0026	03501	4020A	05603	54H101	02204	54LS132	30701†
TMS4050	23502 (4K RAM)	4021A	05704	54H103	02206	54LS139	30702†
TMS4060	23501 (4K RAM)	4022A	05604	54LS00	30001†	54LS151	30901†
1M5600	20103	4023A	05003	54LS02	30301†	54LS153	30902†
1M5603A	20103t	4024A	05605	54LS03	30002†	54LS157	30903†
1M5623	20202†	4025A	05204	54LS04	30003†	54LS158	30904†
10501‡	06001	4027A	05102	54LS05	30004†	54LS160	31503†

LIVITU2	10601	4018A	05602	54H74	02203	54LS124	31/017
MCM5304‡		4019A	05302	54H76	02204	54LS132	31303†
MH0026	03501	4020A	05603	54H101	02205	54LS138	30701†
TMS4050	23502 (4K RAM)	4021A	05704	54H103	02206	54LS139	30702†
TMS4060	23501 (4K RAM)	4022A	05604	54LS00	30001†	54LS151	30901†
1M5600	20103	4023A	05003	54LS02	30301†	54LS153	30902†
1M5603A	20103†	4024A	05605	54LS03	30002†	54LS157	30903t
1M5623	20202†	4025A	05204	54LS04	30003†	54LS158	30904†
10501±	06001	4027A	05102	54LS05	30004†	54LS160	31503†
10502‡	06002	4030A	05303	54LS08	31004†	54LS161	31504†
10505±	06003	4031A	05705	54LS10	30005†	54LS164	30605†
10506#	06004	4034A	05706†	54LS11	31001†	54LS168	31505†
10507‡	06005	4035A	05707†	54LS12	30006t	54LS169	31506t
10509‡	06006	4049A	05503	54LS13	31301†	54LS174	30106t
10531±	06101†	4050A	05504	54LS14	31302†	54LS175	30107†
10535#	06104†	52101A	10103	54LS15	31002†	54LS181	30801†
10576±	06103t	52104	10202†	54LS20	30007t	54LS192	31507†
10631‡	06102t	52105	10203†	54LS21	31003t	54LS193	31508†
15930	03001	52106	10303	54LS22	31008†	54LS194	30601†
15932	03101	52108A	10104	54LS27	30302†	54LS195	30602†
15933	03105	52109	10701	54LS30	30009t	54LS221	31402†
15935	03002	52110	10602	54LS32	30501†	54LS251	30905†
15936	03003	52111	10304	54LS37	30202†	54LS253	30908†
15944	03102	52710	10301	54LS38	30203†	54LS257	30906†
15946	03004	52711	10302	54LS40	30201†	54LS258	30907†
15957	03103	52723	10201	54LS42	30703†	54LS261	31801†
15958	03104	52733	10501†	54LS47	30704†	54LS266	30303†
15962	03005	52741	10101	54LS51	30401†	54LS279	316021
3018A	10801†	54H00	02304	54LS54	30402†	54LS283	312021
3045	10802†	54H01	02306	54LS73	30101†	54LS298	30606†
4000A	05201	54H04	02305	54LS74	30102†	54LS324	31702†
4001A	05202	54H08	15501†	54LS75	31601†	54LS395	30607†
4002A	05203	54H10	02303	54LS83A	31201†	54LS670	30608†
4006A	05701	54H11	15502†	54LS85	31101†	54L00	02004
4007A	05301	54H20	02302	54LS86	30502†	54L01	02004
4008A	05401	54H22	02307	54LS90	31501†	54L02	02701
4009A	05501	54H30	02301	54LS93	31502†	54L03	02006
4010A	05502	54H40	02401	54LS95	30603†	54L04	02005
4011A	05001	54H50	04001	54LS96	30604†	54L10	02003
4012A	05002	54H51	04002	54LS107	30108†	54L10	02003
4013A	05101	54H53	04003	54LS109	30109†	54L30	02002
4014A	05702	54H54	04003	54LS103	301031	54L30 54L42	02901
4015A	05703	54H55	04005	54LS112	301031	54L42 54L43	02901
		, 5.7155	0.000	0-7-20110	0010-1	07640	02302

NOTE: Only the basic JAN and SN numbers are shown. Complete the numbers as shown in Table III. †Slash sheets not released as of date of this publication.

<sup>‡</sup>Not recommended for new designs.


	TABLE II. CIRCUIT-TYPE AND JAN INTEGRATED CIRCUITS CROSS-REFERENCE						
CKT	JAN	СКТ	JAN	CKT	JAN	CKT	JAN
TYPE	/NO.	TYPE	/NO.	TYPE	/NO.	TYPE	/NO.
54L44	02903	54S140	08101†	5447	01007	54164	00903
54L46	02904	54S151	07901†	5448	01008	54165	00904
54L47	02905	54\$153	07902†	5449	01009	54166	00910†
54L51	04101	54S157	07903†	5450	00501	54173	01703t
54L54	04102, 04104♦	54S158	07904†	5451	00502	54174	01701
54L55	04103	54S174	07105	5453	00503	54175	01702
54L71	02101	54S175	07106	5454	00504	53177	01312†
54L72	02102	54S181	07801†	5470	00206	54180	01901†
54L73	02103	54S182	07802†	5472	00201	54181	01101
54L74	02105	54S194	07601†	5473	00202 00205	54182	01102
54L78	02104	54S195	07602†	5474	00205	54186	20101
54L86	02601	54S251	07905†	5475	01501	54192 54193	01308
54L90	02501	54S257	07906†	5476	00204	54193	01309
54L91	02806◆	54S258	07907†	5477	01502	54194	00905
54 <b>L9</b> 3	02502	54S280	07703†	5479‡	00207	54195	00906
54L95	02801	54S387	20201†	5482	00601	54196	01310
54L121	04201	5400	00104	5483	00602	54197	01311†
54L122	04202	5401	00107	5485	15001	54198	00909†
54L164	02802	5402	00401	5486	00701	5531	23001† (256 RAM)
54L193	02503†	5403	00109	5490	01307	55107	10401
54800	07001	5404	00105	5492	01301	55108	10402
54802	07301†	5405	00108	5493	01302	55113	10405
54803	07002	5406	00801	5495	00901	55114	10403
54S04	07003	5407	00803	5496	00902	55115	10404
54S05	07004	5408	01601	54107	00203	76L42A	02906
54S10	07005	5409	01602	54116	01503	76L70	02805
54\$11	08001†	5410	00103	54121	01201	7831	10406†
54S15	08002†	5412	00106	54122	01202	8250	15204†
54S20	07006	5413	15101	54123	01203	8251	15205†
54\$22	07007	5414	15102	54125	15301†	8252	15206†
54\$30	07008	5416	00802	54126	15302†	93L00	02804
54840	07201	5417	00804	54132	15103	93L10	02504†
54851	07401	5420	00102	54145	01005	93L16	02505†
54\$64	07402	5423	00402	54147	15601†	93L28‡	02803
54865	07403	5425	00403	54148	15602†	9300‡	00907†
54\$74	07101	5426	00805	54150	01401	9301‡	15802t
54\$85	08201	5427	00404	54151	01406†	9304‡	00603
54886	07501†	5430	00101	54153	01403	9308	01503
54\$112	07102	5437	00302	54154	15201†	9309	01404
54\$113	07103	5438	00303	54155	15202†	9311	15803†
54\$114	07104	5440	00301	54156	15203†	9312‡	01402
54\$133	07009	5442	01001	54157	01405	9314‡	01504
54\$134	07010	5443	01002	54160	01303	9317	15804†
54\$135	07502†	5444	01003	54161	01306	9322	01405
54\$138	07701†	5445	01004	54162	01305	9328	00908
54\$139	07702†	5446	01006	54163	01304	93410	23002 (266 RAM)

NOTE: Only the basic JAN and SN numbers are shown. Complete the numbers as shown in Table III. †Slash sheets not released as of date of this publication.

<sup>‡</sup>Not recommended for new designs.

<sup>♦</sup>Class S only.

#### TABLE III. TI JAN AND 38510/MACH IV INTEGRATED CIRCUITS



 $<sup>^\</sup>dagger$ Prefix designation for Class B 38510/MACH-IV for CMOS is "TFC" and for MOS LSI is "SMC".

<sup>‡</sup>Unassigned.

<sup>\*</sup>Per MIL-M-0038510B.

# IC Sockets and Interconnection Panels

#### IC SOCKETS AND INTERCONNECTION PANELS

Texas Instruments lines of off-the-shelf interconnection products are designed specifically to meet the performance needs of volume commercial applications. They provide both the economy of a standard product line and performance features developed after many year's experience with custom designs. Foremost among these is our ability to selectively bond a wrought gold stripe at the contact point. No waste. Reduced cost. Reliable contacts.

#### Wrought Gold Contact

Plate a contact with gold and you get a better contact. More reliable, longer lasting. Increase the gold, you improve the contact. But gold is precious, so improved performance has to be costly — right? Wrong. Because now you can get the gold only where it is needed — at the point of contact.

How? With selective metallurgical bonding; a gold stripe inlay. Not porous plating, but durable wrought gold bonded to the contact by the same technology used to produce clad coins and thermostat metals.

Texas Instruments, Attleboro, Massachusetts, is the world's largest producer of these multimetal systems. We also know our way around electronics. The result? A full line of reliable, low cost, interconnection systems featuring an extra measure of gold where it's needed. Premium performance at no premium in price.

#### IC Sockets

Texas Instruments family of IC sockets includes every type and size in common use today, and as wide a choice of contact materials as you'll find anywhere. Choose from open or closed entry *wire-wrapped*<sup>†</sup> sockets, standard or low profile solder tail sockets, cable plugs, and component platforms. Sizes from 8 to 40 pins.

#### **IC Panels**

To match the industry's broadest line of IC sockets TI offers one of the industry's widest selections of off-the-shelf socket panel products. Logic panels. Logic cards. Accessories. Add TI's custom design capability and wire wrapping for full service.

Additional information including pricing and delivery quotations may be obtained from your nearest TI Distributor, TI Representative, or:

Texas Instruments Incorporated Connector Systems Department MS 2-16 Attleboro, Massachusetts 02703

Telephone: (617) 222-2800 TELEX: ABORA927708


†Registered trademark of Gardner-Denver

#### **LOW PROFILE SOCKETS**

#### **SOLDER TAIL**

C-93 SERIES GOLD-CLAD CONTACTS
C-83 SERIES TIN-PLATED CONTACTS

- Universal mounting and packaging
- Anti-wicking wafer
- Stand-off tabs on base for solder flush
- Redundant contact points for low contact resistance, high reliability and repetitive insertion
- Closed entry construction



.400

Dimension W (max)

.400

.400

.400

.400

.500

.700

.700

.700

#### PART NO. SCHEDULE



### BLACK BODY

NOMEX ANTI-WICKING WAFER					
Pins	C-93 SERIES	C-83 SERIES			
8	C930810	C830810			
14	C931410	C831410			
16	C931610	C831610			
18	C931810	C831810			
20	C932010	C832010			
22	C932210	C832210			
24	C932410	C832410			
28	C932810	C832810			
40	C934010	C934010			

#### CONTACT FINISH

- C-93 SERIES:
- 100 microinch minimum gold stripe inlay
- C-83 SERIES:
- 200 microinch minimum bright tin plate

#### STANDARD PROFILE SOCKET


#### **SOLDER TAIL**

C-82 SERIES PLATED CONTACTS • C-92 SERIES GOLD CLAD CONTACTS

#### WIRE WRAP

C-81 SERIES PLATED CONTACTS • C-91 SERIES GOLD CLAD CONTACTS

- Designed for low cost, reliable, high density production packaging
- Universal mounting and packaging capabilities
- 8 to 40 pin lead configurations
- Contacts accommodate .015" through .024" rectangular or round dual-in-line leads
- Wire wrap posts held to true position of .015" providing a true position of .020" on boards for efficient automatic wire wrapping



#### WIRE WRAP

		OPEN ENTRY	CLOSED ENTRY
PART NUMBER SCHEDULE			
Contact Finish	Pins	Black Body	Black Cover
Series C-81 200-400 microinch min tin per MIL-T-10727	8 14 16 18 20 24 28 36 40	C810854 C811454 C811654 C811854 C812054 C812454 C812854	C810804 C811404 C811604 C811804 C812004 C812404 C812804 C813604 C814004
Series C-91 50 microinch min gold stripe inlay	16 18 20 24 28 36	C910850 C911450 C911650 C911450 C912050 C912450 C912850	C910800 C911400 C911600 C911400 C911800 C912000 C912800 C913600
	40		C914000

#### SOLDER TAIL


SOLDER TAIL		r	
		OPEN ENTRY	CLOSED ENTRY
PART NUMBER SCHEDUL			light the same of
Contact Finish	Pins	Black Body	Black Cover
	8	C820850	C820800
Series C-82	14	C821450	C821400
30 microinch	16	C821650	C821600
min gold per	18	C821850	C821800
MIL-G-45204 over	24	C822450	C822400
50 microinch	28	C822850	C822800
min nicket per QQ-N-290	36		C823600
	40		C824000
Series	8	C820852	C820802
C-82	14	C821452	C821402
50 microinch	16	C821652	C821602
min gold per	18	C821852	C821802
MIL-G-45204 over	24	C822452	C822402
100 microinch	28	C822852	C822802
min nickel per QQ-N-290	36		C823602
	40		C824002
Series	8	C820854	C820804
C-82	14	C821454	C821404
	16	C821654	C821604
200-400 microinch	18	C821854	C821604
min tin per	24	C822454	C822404
MIL-T-10727	28	C822854	C822804
	36		C823604
	40		C824004
Series	8	C920850	C920800
C-92	14	C921450	C921400
<del>-</del>	16	C921650	C921600
100-microinch min	18	C921850	C921800
gold stripe	24	C922450	C922400
intay	28	C922850	C922800
	36		C923600
	40		C924000

#### **SOCKET PANELS**

#### **STANDARD**

**D4 SERIES** 

- 180 position panel or multiples of 30 position with 14 or 16 position socket pattern
- I/O 4 rows with 13 pins per row or 3 - 14 pin sockets
- Low cost standard hardware
- Available in 98 standard series
- Off-the-shelf availability



STANDARD PANEL PART NO. SCHEDULE -D4 Series Sockets Per Panel C-81 C-91 I/O Option Group No. Sockets Sockets SOCKETS 30 D411211 D411231 14 Pin Group I 60 D411212 D411232 D411233 90 D411213 PIN 14 .... VCC PIN 7 ..... GRD 120 D411214 D411234 D411215 D411235 150 180 D411216 D411236 0000 0 13 2 FEED-THRU PINS D411431 30 D411411 112 3 4 60 D411412 D411432 11 • 5 6 90 D411413 D411433 • 10 0 120 D411434 9 D411414 0 8 7 (**⑤**) 150 D411415 D411435 180 D411416 D411436 30 D434211 D434231 SOCKETS Group II 14 Pin D434212 60 D434232 PIN V ..... VCC 90 D434213 D434233 PIN G ..... GRD 120 D434214 D434234 150 D434215 D434235 G ( ) D434216 D434236 180 14 1 13 2 • FEED-THRU PINS 30 D434411 D434431 12 3 lacktrianD434412 D434432 60 • 90 D434413 D434433 10 5 120 D434414 D434434 • 9 6 150 D434415 D434435 180 D434416 D434436 SOCKETS 30 D423211 D423231 Group III 16 Pin 60 D423212 D423232 PIN 16 .... VCC 90 D423213 D423233 PIN 8 ..... GRD 120 D423214 D423234 150 D423215 D423235 16 • 180 D423216 D423236 15 • 2 • 14 3 • 30 D423411 FEED-THRU PINS D423431 • • • 13 • 60 D423412 D423432 12 • 90 D423413 D423433 11 6 7 • 120 D423414 D423434 ě 10 150 D423415 D423435 ě KĐ) 180 D423416 D423436 30 D444211 D444231 SOCKETS Group IV 16 Pin D444212 60 D444232 90 D444213 D444233 PIN V ..... VCC PIN G ..... GRD 120 D444214 D444234 (i) 150 D444215 D444235 G 180 D444216 D444236 • • • 16 1 • 15 2 FEED-THRU PINS 30 D444411 D444431 • 14 3 60 D444412 D444432 • • 13 90 D444413 D444433 12 5 • 120 D444414 D444434 11 6 • 10 7 150 D444415 D444435 ĕ • 180 D444416 D444436


271


#### **SOCKET CARDS**


#### **STANDARD**

**DO2 SERIES** 

- Low Cost
- 14 16 pin socket pattern –
   60 position
- Standard ground and power pin commitment
- 8 standard designs
- Mates with dual 60 position edge connector







#### DO2 Series STANDARD CARD PART NO. SCHEDULE

Group No.	Board Thk.	C-81 Sockets	C-91 Sockets
Group I 14 Pin PIN 14 VCC PIN 7 GRD	1/16"	D022110	D022130
13 2 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1/8"	D021110	D021130
Group II 14 Pin PIN V VCC PIN G GRD	1/16"	D022310	D022330
12 2 3 0 11 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	1/8"	D021310	D021330
Group III 16 Pin PIN 16 VCC PIN 8 GRD	1/16"	D022210	D022230
15 22 14 15 15 15 15 15 15 15 15 15 15 15 15 15	1/8"	D021210	D021230
Group IV 16 Pin PIN V VCC PIN G GRD	1/16"	D022410	D022430
	1/8"	D021410	D021430